mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-10 23:24:38 +00:00
tegra20: move SDRAM param save to later in boot
Move warmboot_save_sdram_params() to later in the boot sequence. This code relies on devicetree to get the address of the memory controller and with upcoming changes for SPL boot it gets called early in the boot process when devicetree is not initialized yet. Signed-off-by: Allen Martin <amartin@nvidia.com> Acked-by: Stephen Warren <swarren@wwwdotorg.org> Tested-by: Thierry Reding <thierry.reding@avionic-design.de> Signed-off-by: Tom Warren <twarren@nvidia.com>
This commit is contained in:
parent
984df4ec92
commit
a49716aa7c
2 changed files with 3 additions and 5 deletions
|
@ -345,11 +345,6 @@ void init_pmc_scratch(void)
|
|||
/* ODMDATA is for kernel use to determine RAM size, LP config, etc. */
|
||||
odmdata = get_odmdata();
|
||||
writel(odmdata, &pmc->pmc_scratch20);
|
||||
|
||||
#ifdef CONFIG_TEGRA20_LP0
|
||||
/* save Sdram params to PMC 2, 4, and 24 for WB0 */
|
||||
warmboot_save_sdram_params();
|
||||
#endif
|
||||
}
|
||||
|
||||
void tegra20_start(void)
|
||||
|
|
|
@ -133,6 +133,9 @@ int board_init(void)
|
|||
#endif
|
||||
|
||||
#ifdef CONFIG_TEGRA20_LP0
|
||||
/* save Sdram params to PMC 2, 4, and 24 for WB0 */
|
||||
warmboot_save_sdram_params();
|
||||
|
||||
/* prepare the WB code to LP0 location */
|
||||
warmboot_prepare_code(TEGRA_LP0_ADDR, TEGRA_LP0_SIZE);
|
||||
#endif
|
||||
|
|
Loading…
Reference in a new issue