mirror of
https://github.com/AsahiLinux/u-boot
synced 2025-03-16 23:07:00 +00:00
mmc: tmio: sdhi: Merge DTCNTL access into single register write
It is perfectly fine to write th DTCNTL TAP count and enable the SCC sampling clock operation in the same write. Signed-off-by: Marek Vasut <marek.vasut+renesas@gmail.com> Cc: Masahiro Yamada <yamada.masahiro@socionext.com>
This commit is contained in:
parent
2fc10754d1
commit
a376dde1de
1 changed files with 3 additions and 6 deletions
|
@ -51,12 +51,9 @@ static unsigned int renesas_sdhi_init_tuning(struct tmio_sd_priv *priv)
|
|||
tmio_sd_writel(priv, reg, TMIO_SD_CLKCTL);
|
||||
|
||||
/* Set sampling clock selection range */
|
||||
tmio_sd_writel(priv, 0x8 << RENESAS_SDHI_SCC_DTCNTL_TAPNUM_SHIFT,
|
||||
RENESAS_SDHI_SCC_DTCNTL);
|
||||
|
||||
reg = tmio_sd_readl(priv, RENESAS_SDHI_SCC_DTCNTL);
|
||||
reg |= RENESAS_SDHI_SCC_DTCNTL_TAPEN;
|
||||
tmio_sd_writel(priv, reg, RENESAS_SDHI_SCC_DTCNTL);
|
||||
tmio_sd_writel(priv, (0x8 << RENESAS_SDHI_SCC_DTCNTL_TAPNUM_SHIFT) |
|
||||
RENESAS_SDHI_SCC_DTCNTL_TAPEN,
|
||||
RENESAS_SDHI_SCC_DTCNTL);
|
||||
|
||||
reg = tmio_sd_readl(priv, RENESAS_SDHI_SCC_CKSEL);
|
||||
reg |= RENESAS_SDHI_SCC_CKSEL_DTSEL;
|
||||
|
|
Loading…
Add table
Reference in a new issue