mirror of
https://github.com/AsahiLinux/u-boot
synced 2025-02-26 12:27:12 +00:00
rockchip: rk3399: default enable SPL LIBCOMMON and LIBGENERIC
We needs SPL LIBCOMMON and LIBGENERIC for all boards, so we can enable them by default and no need to define in each board. Signed-off-by: Kever Yang <kever.yang@rock-chips.com>
This commit is contained in:
parent
8ef62a4aab
commit
a13f870ad4
13 changed files with 6 additions and 24 deletions
|
@ -73,6 +73,12 @@ config SYS_SOC
|
||||||
config SYS_MALLOC_F_LEN
|
config SYS_MALLOC_F_LEN
|
||||||
default 0x4000
|
default 0x4000
|
||||||
|
|
||||||
|
config SPL_LIBCOMMON_SUPPORT
|
||||||
|
default y
|
||||||
|
|
||||||
|
config SPL_LIBGENERIC_SUPPORT
|
||||||
|
default y
|
||||||
|
|
||||||
config TPL_LDSCRIPT
|
config TPL_LDSCRIPT
|
||||||
default "arch/arm/mach-rockchip/u-boot-tpl-v8.lds"
|
default "arch/arm/mach-rockchip/u-boot-tpl-v8.lds"
|
||||||
|
|
||||||
|
|
|
@ -2,8 +2,6 @@ CONFIG_ARM=y
|
||||||
CONFIG_ARCH_ROCKCHIP=y
|
CONFIG_ARCH_ROCKCHIP=y
|
||||||
CONFIG_SYS_TEXT_BASE=0x00200000
|
CONFIG_SYS_TEXT_BASE=0x00200000
|
||||||
CONFIG_SPL_GPIO_SUPPORT=y
|
CONFIG_SPL_GPIO_SUPPORT=y
|
||||||
CONFIG_SPL_LIBCOMMON_SUPPORT=y
|
|
||||||
CONFIG_SPL_LIBGENERIC_SUPPORT=y
|
|
||||||
CONFIG_ROCKCHIP_RK3399=y
|
CONFIG_ROCKCHIP_RK3399=y
|
||||||
CONFIG_ROCKCHIP_BOOT_MODE_REG=0
|
CONFIG_ROCKCHIP_BOOT_MODE_REG=0
|
||||||
CONFIG_ROCKCHIP_SPL_RESERVE_IRAM=0x4000
|
CONFIG_ROCKCHIP_SPL_RESERVE_IRAM=0x4000
|
||||||
|
|
|
@ -1,8 +1,6 @@
|
||||||
CONFIG_ARM=y
|
CONFIG_ARM=y
|
||||||
CONFIG_ARCH_ROCKCHIP=y
|
CONFIG_ARCH_ROCKCHIP=y
|
||||||
CONFIG_SYS_TEXT_BASE=0x00200000
|
CONFIG_SYS_TEXT_BASE=0x00200000
|
||||||
CONFIG_SPL_LIBCOMMON_SUPPORT=y
|
|
||||||
CONFIG_SPL_LIBGENERIC_SUPPORT=y
|
|
||||||
CONFIG_ROCKCHIP_RK3399=y
|
CONFIG_ROCKCHIP_RK3399=y
|
||||||
CONFIG_ROCKCHIP_SPL_RESERVE_IRAM=0x50000
|
CONFIG_ROCKCHIP_SPL_RESERVE_IRAM=0x50000
|
||||||
CONFIG_NR_DRAM_BANKS=1
|
CONFIG_NR_DRAM_BANKS=1
|
||||||
|
|
|
@ -1,8 +1,6 @@
|
||||||
CONFIG_ARM=y
|
CONFIG_ARM=y
|
||||||
CONFIG_ARCH_ROCKCHIP=y
|
CONFIG_ARCH_ROCKCHIP=y
|
||||||
CONFIG_SYS_TEXT_BASE=0x00200000
|
CONFIG_SYS_TEXT_BASE=0x00200000
|
||||||
CONFIG_SPL_LIBCOMMON_SUPPORT=y
|
|
||||||
CONFIG_SPL_LIBGENERIC_SUPPORT=y
|
|
||||||
CONFIG_ROCKCHIP_RK3399=y
|
CONFIG_ROCKCHIP_RK3399=y
|
||||||
CONFIG_ROCKCHIP_SPL_RESERVE_IRAM=0x4000
|
CONFIG_ROCKCHIP_SPL_RESERVE_IRAM=0x4000
|
||||||
CONFIG_TARGET_ROCK960_RK3399=y
|
CONFIG_TARGET_ROCK960_RK3399=y
|
||||||
|
|
|
@ -1,8 +1,6 @@
|
||||||
CONFIG_ARM=y
|
CONFIG_ARM=y
|
||||||
CONFIG_ARCH_ROCKCHIP=y
|
CONFIG_ARCH_ROCKCHIP=y
|
||||||
CONFIG_SYS_TEXT_BASE=0x00200000
|
CONFIG_SYS_TEXT_BASE=0x00200000
|
||||||
CONFIG_SPL_LIBCOMMON_SUPPORT=y
|
|
||||||
CONFIG_SPL_LIBGENERIC_SUPPORT=y
|
|
||||||
CONFIG_ROCKCHIP_RK3399=y
|
CONFIG_ROCKCHIP_RK3399=y
|
||||||
CONFIG_ROCKCHIP_SPL_RESERVE_IRAM=0x50000
|
CONFIG_ROCKCHIP_SPL_RESERVE_IRAM=0x50000
|
||||||
CONFIG_NR_DRAM_BANKS=1
|
CONFIG_NR_DRAM_BANKS=1
|
||||||
|
|
|
@ -1,8 +1,6 @@
|
||||||
CONFIG_ARM=y
|
CONFIG_ARM=y
|
||||||
CONFIG_ARCH_ROCKCHIP=y
|
CONFIG_ARCH_ROCKCHIP=y
|
||||||
CONFIG_SYS_TEXT_BASE=0x00200000
|
CONFIG_SYS_TEXT_BASE=0x00200000
|
||||||
CONFIG_SPL_LIBCOMMON_SUPPORT=y
|
|
||||||
CONFIG_SPL_LIBGENERIC_SUPPORT=y
|
|
||||||
CONFIG_ROCKCHIP_RK3399=y
|
CONFIG_ROCKCHIP_RK3399=y
|
||||||
CONFIG_ROCKCHIP_SPL_RESERVE_IRAM=0x50000
|
CONFIG_ROCKCHIP_SPL_RESERVE_IRAM=0x50000
|
||||||
CONFIG_NR_DRAM_BANKS=1
|
CONFIG_NR_DRAM_BANKS=1
|
||||||
|
|
|
@ -1,8 +1,6 @@
|
||||||
CONFIG_ARM=y
|
CONFIG_ARM=y
|
||||||
CONFIG_ARCH_ROCKCHIP=y
|
CONFIG_ARCH_ROCKCHIP=y
|
||||||
CONFIG_SYS_TEXT_BASE=0x00200000
|
CONFIG_SYS_TEXT_BASE=0x00200000
|
||||||
CONFIG_SPL_LIBCOMMON_SUPPORT=y
|
|
||||||
CONFIG_SPL_LIBGENERIC_SUPPORT=y
|
|
||||||
CONFIG_ROCKCHIP_RK3399=y
|
CONFIG_ROCKCHIP_RK3399=y
|
||||||
CONFIG_ROCKCHIP_SPL_RESERVE_IRAM=0x50000
|
CONFIG_ROCKCHIP_SPL_RESERVE_IRAM=0x50000
|
||||||
CONFIG_NR_DRAM_BANKS=1
|
CONFIG_NR_DRAM_BANKS=1
|
||||||
|
|
|
@ -1,8 +1,6 @@
|
||||||
CONFIG_ARM=y
|
CONFIG_ARM=y
|
||||||
CONFIG_ARCH_ROCKCHIP=y
|
CONFIG_ARCH_ROCKCHIP=y
|
||||||
CONFIG_SYS_TEXT_BASE=0x00200000
|
CONFIG_SYS_TEXT_BASE=0x00200000
|
||||||
CONFIG_SPL_LIBCOMMON_SUPPORT=y
|
|
||||||
CONFIG_SPL_LIBGENERIC_SUPPORT=y
|
|
||||||
CONFIG_ROCKCHIP_RK3399=y
|
CONFIG_ROCKCHIP_RK3399=y
|
||||||
CONFIG_ROCKCHIP_SPL_RESERVE_IRAM=0x50000
|
CONFIG_ROCKCHIP_SPL_RESERVE_IRAM=0x50000
|
||||||
CONFIG_NR_DRAM_BANKS=1
|
CONFIG_NR_DRAM_BANKS=1
|
||||||
|
|
|
@ -1,8 +1,6 @@
|
||||||
CONFIG_ARM=y
|
CONFIG_ARM=y
|
||||||
CONFIG_ARCH_ROCKCHIP=y
|
CONFIG_ARCH_ROCKCHIP=y
|
||||||
CONFIG_SYS_TEXT_BASE=0x00200000
|
CONFIG_SYS_TEXT_BASE=0x00200000
|
||||||
CONFIG_SPL_LIBCOMMON_SUPPORT=y
|
|
||||||
CONFIG_SPL_LIBGENERIC_SUPPORT=y
|
|
||||||
CONFIG_ROCKCHIP_RK3399=y
|
CONFIG_ROCKCHIP_RK3399=y
|
||||||
CONFIG_ROCKCHIP_SPL_RESERVE_IRAM=0x50000
|
CONFIG_ROCKCHIP_SPL_RESERVE_IRAM=0x50000
|
||||||
CONFIG_NR_DRAM_BANKS=1
|
CONFIG_NR_DRAM_BANKS=1
|
||||||
|
|
|
@ -2,8 +2,6 @@ CONFIG_ARM=y
|
||||||
CONFIG_ARCH_ROCKCHIP=y
|
CONFIG_ARCH_ROCKCHIP=y
|
||||||
CONFIG_SYS_TEXT_BASE=0x00200000
|
CONFIG_SYS_TEXT_BASE=0x00200000
|
||||||
CONFIG_SPL_GPIO_SUPPORT=y
|
CONFIG_SPL_GPIO_SUPPORT=y
|
||||||
CONFIG_SPL_LIBCOMMON_SUPPORT=y
|
|
||||||
CONFIG_SPL_LIBGENERIC_SUPPORT=y
|
|
||||||
CONFIG_ROCKCHIP_RK3399=y
|
CONFIG_ROCKCHIP_RK3399=y
|
||||||
CONFIG_ROCKCHIP_BOOT_MODE_REG=0x0
|
CONFIG_ROCKCHIP_BOOT_MODE_REG=0x0
|
||||||
CONFIG_TARGET_PUMA_RK3399=y
|
CONFIG_TARGET_PUMA_RK3399=y
|
||||||
|
|
|
@ -1,8 +1,6 @@
|
||||||
CONFIG_ARM=y
|
CONFIG_ARM=y
|
||||||
CONFIG_ARCH_ROCKCHIP=y
|
CONFIG_ARCH_ROCKCHIP=y
|
||||||
CONFIG_SYS_TEXT_BASE=0x00200000
|
CONFIG_SYS_TEXT_BASE=0x00200000
|
||||||
CONFIG_SPL_LIBCOMMON_SUPPORT=y
|
|
||||||
CONFIG_SPL_LIBGENERIC_SUPPORT=y
|
|
||||||
CONFIG_ROCKCHIP_RK3399=y
|
CONFIG_ROCKCHIP_RK3399=y
|
||||||
CONFIG_ROCKCHIP_SPL_RESERVE_IRAM=0x50000
|
CONFIG_ROCKCHIP_SPL_RESERVE_IRAM=0x50000
|
||||||
CONFIG_NR_DRAM_BANKS=1
|
CONFIG_NR_DRAM_BANKS=1
|
||||||
|
|
|
@ -1,8 +1,6 @@
|
||||||
CONFIG_ARM=y
|
CONFIG_ARM=y
|
||||||
CONFIG_ARCH_ROCKCHIP=y
|
CONFIG_ARCH_ROCKCHIP=y
|
||||||
CONFIG_SYS_TEXT_BASE=0x00200000
|
CONFIG_SYS_TEXT_BASE=0x00200000
|
||||||
CONFIG_SPL_LIBCOMMON_SUPPORT=y
|
|
||||||
CONFIG_SPL_LIBGENERIC_SUPPORT=y
|
|
||||||
CONFIG_ROCKCHIP_RK3399=y
|
CONFIG_ROCKCHIP_RK3399=y
|
||||||
CONFIG_ROCKCHIP_SPL_RESERVE_IRAM=0x4000
|
CONFIG_ROCKCHIP_SPL_RESERVE_IRAM=0x4000
|
||||||
CONFIG_TARGET_ROCK960_RK3399=y
|
CONFIG_TARGET_ROCK960_RK3399=y
|
||||||
|
|
|
@ -1,8 +1,6 @@
|
||||||
CONFIG_ARM=y
|
CONFIG_ARM=y
|
||||||
CONFIG_ARCH_ROCKCHIP=y
|
CONFIG_ARCH_ROCKCHIP=y
|
||||||
CONFIG_SYS_TEXT_BASE=0x00200000
|
CONFIG_SYS_TEXT_BASE=0x00200000
|
||||||
CONFIG_SPL_LIBCOMMON_SUPPORT=y
|
|
||||||
CONFIG_SPL_LIBGENERIC_SUPPORT=y
|
|
||||||
CONFIG_ROCKCHIP_RK3399=y
|
CONFIG_ROCKCHIP_RK3399=y
|
||||||
CONFIG_ROCKCHIP_SPL_RESERVE_IRAM=0x50000
|
CONFIG_ROCKCHIP_SPL_RESERVE_IRAM=0x50000
|
||||||
CONFIG_NR_DRAM_BANKS=1
|
CONFIG_NR_DRAM_BANKS=1
|
||||||
|
|
Loading…
Add table
Reference in a new issue