Kconfigs: Correct default of "0" on hex type entries

It is not a parse error to have a default value of "0" for a "hex" type
entry, instead of "0x0".  However, "0" and "0x0" are not treated the
same even by the tools themselves. Correct this by changing the default
value from "0" to "0x0" for all hex type questions that had the
incorrect default. Fix one instance (in two configs) of a default of "0"
being used on a hex question to be "0x0". Remove the cases where a
defconfig had set a value of "0x0" to be used as the default had been
"0".

Signed-off-by: Tom Rini <trini@konsulko.com>
Reviewed-by: Simon Glass <sjg@chromium.org>
This commit is contained in:
Tom Rini 2023-08-02 11:09:43 -04:00
parent 1e1437d9f8
commit a077ac13d0
47 changed files with 38 additions and 64 deletions

View file

@ -98,7 +98,6 @@ config SYS_FSL_ERRATUM_A008407
config SYS_FSL_QSPI_SKIP_CLKSEL config SYS_FSL_QSPI_SKIP_CLKSEL
bool "Skip setting QSPI clock during SoC init" bool "Skip setting QSPI clock during SoC init"
default 0
help help
To improve startup times when booting from QSPI flash, the QSPI To improve startup times when booting from QSPI flash, the QSPI
frequency can be set very early in the boot process. If this option frequency can be set very early in the boot process. If this option

View file

@ -739,7 +739,7 @@ config HAS_FSL_XHCI_USB
config SYS_FSL_BOOTROM_BASE config SYS_FSL_BOOTROM_BASE
hex hex
depends on FSL_LSCH2 depends on FSL_LSCH2
default 0 default 0x0
config SYS_FSL_BOOTROM_SIZE config SYS_FSL_BOOTROM_SIZE
hex hex

View file

@ -181,7 +181,7 @@ config IMX8_ROMAPI
config SPL_IMX_ROMAPI_LOADADDR config SPL_IMX_ROMAPI_LOADADDR
hex "Default load address to load image through ROM API" hex "Default load address to load image through ROM API"
depends on IMX8_ROMAPI || SPL_BOOTROM_SUPPORT depends on IMX8_ROMAPI || SPL_BOOTROM_SUPPORT
default 0 default 0x0
config IMX_DCD_ADDR config IMX_DCD_ADDR
hex "DCD Blocks location on the image" hex "DCD Blocks location on the image"

View file

@ -34,11 +34,11 @@ config SYS_SOC
config BOOTAUX_RESERVED_MEM_BASE config BOOTAUX_RESERVED_MEM_BASE
hex "i.MX auxiliary core dram memory base" hex "i.MX auxiliary core dram memory base"
default 0 default 0x0
config BOOTAUX_RESERVED_MEM_SIZE config BOOTAUX_RESERVED_MEM_SIZE
hex "i.MX auxiliary core dram memory size" hex "i.MX auxiliary core dram memory size"
default 0 default 0x0
choice choice
prompt "i.MX8 board select" prompt "i.MX8 board select"

View file

@ -469,7 +469,7 @@ config ROCKCHIP_STIMER_BASE
config ROCKCHIP_SPL_RESERVE_IRAM config ROCKCHIP_SPL_RESERVE_IRAM
hex "Size of IRAM reserved in SPL" hex "Size of IRAM reserved in SPL"
default 0 default 0x0
help help
SPL may need reserve memory for firmware loaded by SPL, whose load SPL may need reserve memory for firmware loaded by SPL, whose load
address is in IRAM and may overlay with SPL text area if not address is in IRAM and may overlay with SPL text area if not

View file

@ -568,7 +568,7 @@ config DRAM_EMR1
config DRAM_TPR3 config DRAM_TPR3
hex "sunxi dram tpr3 value" hex "sunxi dram tpr3 value"
default 0 default 0x0
---help--- ---help---
Set the dram controller tpr3 parameter. This parameter configures Set the dram controller tpr3 parameter. This parameter configures
the delay on the command lane and also phase shifts, which are the delay on the command lane and also phase shifts, which are
@ -579,7 +579,7 @@ config DRAM_TPR3
config DRAM_DQS_GATING_DELAY config DRAM_DQS_GATING_DELAY
hex "sunxi dram dqs_gating_delay value" hex "sunxi dram dqs_gating_delay value"
default 0 default 0x0
---help--- ---help---
Set the dram controller dqs_gating_delay parmeter. Each byte Set the dram controller dqs_gating_delay parmeter. Each byte
encodes the DQS gating delay for each byte lane. The delay encodes the DQS gating delay for each byte lane. The delay

View file

@ -94,7 +94,7 @@ config SYS_SIUMCR
config SYS_SYPCR config SYS_SYPCR
hex "SYPCR register" if !WDT_MPC8xxx hex "SYPCR register" if !WDT_MPC8xxx
default 0 default 0x0
help help
System Protection Control (11-9) System Protection Control (11-9)

View file

@ -1007,7 +1007,7 @@ config BOOTSTAGE_STASH
config BOOTSTAGE_STASH_ADDR config BOOTSTAGE_STASH_ADDR
hex "Address to stash boot timing information" hex "Address to stash boot timing information"
default 0 default 0x0
help help
Provide an address which will not be overwritten by the OS when it Provide an address which will not be overwritten by the OS when it
starts, so that it can read this information when ready. starts, so that it can read this information when ready.

View file

@ -517,7 +517,7 @@ config CMD_SPL
config CMD_SPL_NAND_OFS config CMD_SPL_NAND_OFS
hex "Offset of OS args or dtb for Falcon-mode NAND boot" hex "Offset of OS args or dtb for Falcon-mode NAND boot"
depends on CMD_SPL && (TPL_NAND_SUPPORT || SPL_NAND_SUPPORT) depends on CMD_SPL && (TPL_NAND_SUPPORT || SPL_NAND_SUPPORT)
default 0 default 0x0
help help
This provides the offset of the command line arguments for Linux This provides the offset of the command line arguments for Linux
when booting from NAND in Falcon mode. See doc/README.falcon when booting from NAND in Falcon mode. See doc/README.falcon
@ -527,7 +527,7 @@ config CMD_SPL_NAND_OFS
config CMD_SPL_NOR_OFS config CMD_SPL_NOR_OFS
hex "Offset of OS args or dtb for Falcon-mode NOR boot" hex "Offset of OS args or dtb for Falcon-mode NOR boot"
depends on CMD_SPL && SPL_NOR_SUPPORT depends on CMD_SPL && SPL_NOR_SUPPORT
default 0 default 0x0
help help
This provides the offset of the command line arguments or dtb for This provides the offset of the command line arguments or dtb for
Linux when booting from NOR in Falcon mode. Linux when booting from NOR in Falcon mode.
@ -1514,7 +1514,7 @@ config DEFAULT_SPI_BUS
config DEFAULT_SPI_MODE config DEFAULT_SPI_MODE
hex "default spi mode used by sspi command (see include/spi.h)" hex "default spi mode used by sspi command (see include/spi.h)"
depends on CMD_SPI depends on CMD_SPI
default 0 default 0x0
config CMD_TEMPERATURE config CMD_TEMPERATURE
bool "temperature - display the temperature from thermal sensors" bool "temperature - display the temperature from thermal sensors"
@ -1805,7 +1805,7 @@ config BOOTP_PXE_CLIENTARCH
depends on BOOTP_PXE depends on BOOTP_PXE
default 0x16 if ARM64 default 0x16 if ARM64
default 0x15 if ARM default 0x15 if ARM
default 0 if X86 default 0x0 if X86
config BOOTP_VCI_STRING config BOOTP_VCI_STRING
string string

View file

@ -1031,7 +1031,7 @@ config BLOBLIST_SIZE
config BLOBLIST_SIZE_RELOC config BLOBLIST_SIZE_RELOC
hex "Size of bloblist after relocation" hex "Size of bloblist after relocation"
default BLOBLIST_SIZE if BLOBLIST_FIXED || BLOBLIST_ALLOC default BLOBLIST_SIZE if BLOBLIST_FIXED || BLOBLIST_ALLOC
default 0 if BLOBLIST_PASSAGE default 0x0 if BLOBLIST_PASSAGE
help help
Sets the size of the bloblist in bytes after relocation. Since U-Boot Sets the size of the bloblist in bytes after relocation. Since U-Boot
has a lot more memory available then, it is possible to use a larger has a lot more memory available then, it is possible to use a larger

View file

@ -67,7 +67,7 @@ config SPL_SIZE_LIMIT_SUBTRACT_MALLOC
config SPL_SIZE_LIMIT_PROVIDE_STACK config SPL_SIZE_LIMIT_PROVIDE_STACK
hex "SPL image size check: provide stack space before relocation" hex "SPL image size check: provide stack space before relocation"
depends on SPL_SIZE_LIMIT > 0 depends on SPL_SIZE_LIMIT > 0
default 0 default 0x0
help help
If set, this size is reserved in SPL_SIZE_LIMIT check to ensure such If set, this size is reserved in SPL_SIZE_LIMIT check to ensure such
an image does not overflow SRAM if SPL_SIZE_LIMIT describes the size an image does not overflow SRAM if SPL_SIZE_LIMIT describes the size

View file

@ -126,7 +126,7 @@ config TPL_POWER
config TPL_TEXT_BASE config TPL_TEXT_BASE
hex "Base address for the .text section of the TPL stage" hex "Base address for the .text section of the TPL stage"
default 0 default 0x0
help help
The base address for the .text section of the TPL stage. The base address for the .text section of the TPL stage.

View file

@ -17,7 +17,6 @@ CONFIG_SPL_SERIAL=y
CONFIG_SPL_DRIVERS_MISC=y CONFIG_SPL_DRIVERS_MISC=y
CONFIG_BOOTCOUNT_BOOTLIMIT=3 CONFIG_BOOTCOUNT_BOOTLIMIT=3
CONFIG_SPL=y CONFIG_SPL=y
CONFIG_BOOTSTAGE_STASH_ADDR=0x0
CONFIG_ENV_OFFSET_REDUND=0x540000 CONFIG_ENV_OFFSET_REDUND=0x540000
CONFIG_SPL_LIBDISK_SUPPORT=y CONFIG_SPL_LIBDISK_SUPPORT=y
CONFIG_SYS_MEMTEST_START=0x80000000 CONFIG_SYS_MEMTEST_START=0x80000000

View file

@ -2,7 +2,7 @@ CONFIG_X86=y
CONFIG_NR_DRAM_BANKS=8 CONFIG_NR_DRAM_BANKS=8
CONFIG_ENV_SIZE=0x1000 CONFIG_ENV_SIZE=0x1000
CONFIG_DEFAULT_DEVICE_TREE="efi-x86_app" CONFIG_DEFAULT_DEVICE_TREE="efi-x86_app"
CONFIG_DEBUG_UART_BASE=0 CONFIG_DEBUG_UART_BASE=0x0
CONFIG_DEBUG_UART_CLOCK=0 CONFIG_DEBUG_UART_CLOCK=0
CONFIG_VENDOR_EFI=y CONFIG_VENDOR_EFI=y
CONFIG_TARGET_EFI_APP32=y CONFIG_TARGET_EFI_APP32=y

View file

@ -2,7 +2,7 @@ CONFIG_X86=y
CONFIG_NR_DRAM_BANKS=8 CONFIG_NR_DRAM_BANKS=8
CONFIG_ENV_SIZE=0x1000 CONFIG_ENV_SIZE=0x1000
CONFIG_DEFAULT_DEVICE_TREE="efi-x86_app" CONFIG_DEFAULT_DEVICE_TREE="efi-x86_app"
CONFIG_DEBUG_UART_BASE=0 CONFIG_DEBUG_UART_BASE=0x0
CONFIG_DEBUG_UART_CLOCK=0 CONFIG_DEBUG_UART_CLOCK=0
CONFIG_X86_RUN_64BIT=y CONFIG_X86_RUN_64BIT=y
CONFIG_VENDOR_EFI=y CONFIG_VENDOR_EFI=y

View file

@ -12,7 +12,6 @@ CONFIG_ENV_OFFSET=0x3F8000
CONFIG_DEFAULT_DEVICE_TREE="rk3229-evb" CONFIG_DEFAULT_DEVICE_TREE="rk3229-evb"
CONFIG_SPL_TEXT_BASE=0x60000000 CONFIG_SPL_TEXT_BASE=0x60000000
CONFIG_ROCKCHIP_RK322X=y CONFIG_ROCKCHIP_RK322X=y
CONFIG_ROCKCHIP_SPL_RESERVE_IRAM=0x0
CONFIG_TARGET_EVB_RK3229=y CONFIG_TARGET_EVB_RK3229=y
CONFIG_SPL_STACK_R_ADDR=0x60600000 CONFIG_SPL_STACK_R_ADDR=0x60600000
CONFIG_DEBUG_UART_BASE=0x11030000 CONFIG_DEBUG_UART_BASE=0x11030000

View file

@ -11,7 +11,6 @@ CONFIG_CUSTOM_SYS_INIT_SP_ADDR=0x800000
CONFIG_DEFAULT_DEVICE_TREE="rk3308-evb" CONFIG_DEFAULT_DEVICE_TREE="rk3308-evb"
CONFIG_DM_RESET=y CONFIG_DM_RESET=y
CONFIG_ROCKCHIP_RK3308=y CONFIG_ROCKCHIP_RK3308=y
CONFIG_ROCKCHIP_SPL_RESERVE_IRAM=0x0
CONFIG_SPL_DRIVERS_MISC=y CONFIG_SPL_DRIVERS_MISC=y
CONFIG_TARGET_EVB_RK3308=y CONFIG_TARGET_EVB_RK3308=y
CONFIG_SPL_STACK_R_ADDR=0xc00000 CONFIG_SPL_STACK_R_ADDR=0xc00000

View file

@ -86,7 +86,6 @@ CONFIG_LED=y
CONFIG_LED_GPIO=y CONFIG_LED_GPIO=y
CONFIG_MISC=y CONFIG_MISC=y
CONFIG_I2C_EEPROM=y CONFIG_I2C_EEPROM=y
CONFIG_SYS_I2C_EEPROM_ADDR=0x0
CONFIG_FSL_USDHC=y CONFIG_FSL_USDHC=y
CONFIG_MTD=y CONFIG_MTD=y
CONFIG_DM_MTD=y CONFIG_DM_MTD=y

View file

@ -233,6 +233,5 @@ CONFIG_USB_GADGET_MANUFACTURER="Data Modul"
CONFIG_USB_GADGET_VENDOR_NUM=0x0525 CONFIG_USB_GADGET_VENDOR_NUM=0x0525
CONFIG_USB_GADGET_PRODUCT_NUM=0xa4a5 CONFIG_USB_GADGET_PRODUCT_NUM=0xa4a5
CONFIG_CI_UDC=y CONFIG_CI_UDC=y
CONFIG_SDP_LOADADDR=0x0
CONFIG_USB_FUNCTION_ACM=y CONFIG_USB_FUNCTION_ACM=y
CONFIG_IMX_WATCHDOG=y CONFIG_IMX_WATCHDOG=y

View file

@ -142,4 +142,3 @@ CONFIG_USB_GADGET_MANUFACTURER="FSL"
CONFIG_USB_GADGET_VENDOR_NUM=0x0525 CONFIG_USB_GADGET_VENDOR_NUM=0x0525
CONFIG_USB_GADGET_PRODUCT_NUM=0xa4a5 CONFIG_USB_GADGET_PRODUCT_NUM=0xa4a5
CONFIG_CI_UDC=y CONFIG_CI_UDC=y
CONFIG_SDP_LOADADDR=0x0

View file

@ -149,5 +149,4 @@ CONFIG_USB_GADGET_MANUFACTURER="FSL"
CONFIG_USB_GADGET_VENDOR_NUM=0x0525 CONFIG_USB_GADGET_VENDOR_NUM=0x0525
CONFIG_USB_GADGET_PRODUCT_NUM=0xa4a5 CONFIG_USB_GADGET_PRODUCT_NUM=0xa4a5
CONFIG_CI_UDC=y CONFIG_CI_UDC=y
CONFIG_SDP_LOADADDR=0x0
CONFIG_IMX_WATCHDOG=y CONFIG_IMX_WATCHDOG=y

View file

@ -149,7 +149,6 @@ CONFIG_USB_GADGET_MANUFACTURER="FSL"
CONFIG_USB_GADGET_VENDOR_NUM=0x0525 CONFIG_USB_GADGET_VENDOR_NUM=0x0525
CONFIG_USB_GADGET_PRODUCT_NUM=0xa4a5 CONFIG_USB_GADGET_PRODUCT_NUM=0xa4a5
CONFIG_CI_UDC=y CONFIG_CI_UDC=y
CONFIG_SDP_LOADADDR=0x0
CONFIG_IMX_WATCHDOG=y CONFIG_IMX_WATCHDOG=y
CONFIG_FSPI_CONF_HEADER=y CONFIG_FSPI_CONF_HEADER=y
CONFIG_FSPI_CONF_FILE="fspi_header.bin" CONFIG_FSPI_CONF_FILE="fspi_header.bin"

View file

@ -172,7 +172,6 @@ CONFIG_USB_GADGET=y
CONFIG_USB_GADGET_MANUFACTURER="FSL" CONFIG_USB_GADGET_MANUFACTURER="FSL"
CONFIG_USB_GADGET_VENDOR_NUM=0x1fc9 CONFIG_USB_GADGET_VENDOR_NUM=0x1fc9
CONFIG_USB_GADGET_PRODUCT_NUM=0x0152 CONFIG_USB_GADGET_PRODUCT_NUM=0x0152
CONFIG_SDP_LOADADDR=0x0
CONFIG_USB_FUNCTION_ACM=y CONFIG_USB_FUNCTION_ACM=y
CONFIG_USB_ETHER=y CONFIG_USB_ETHER=y
CONFIG_USB_ETH_CDC=y CONFIG_USB_ETH_CDC=y

View file

@ -257,7 +257,6 @@ CONFIG_USB_GADGET=y
CONFIG_USB_GADGET_MANUFACTURER="Data Modul" CONFIG_USB_GADGET_MANUFACTURER="Data Modul"
CONFIG_USB_GADGET_VENDOR_NUM=0x0525 CONFIG_USB_GADGET_VENDOR_NUM=0x0525
CONFIG_USB_GADGET_PRODUCT_NUM=0xa4a5 CONFIG_USB_GADGET_PRODUCT_NUM=0xa4a5
CONFIG_SDP_LOADADDR=0x0
CONFIG_USB_FUNCTION_ACM=y CONFIG_USB_FUNCTION_ACM=y
CONFIG_USB_ETHER=y CONFIG_USB_ETHER=y
CONFIG_USB_ETH_CDC=y CONFIG_USB_ETH_CDC=y

View file

@ -255,7 +255,6 @@ CONFIG_USB_GADGET=y
CONFIG_USB_GADGET_MANUFACTURER="DH electronics" CONFIG_USB_GADGET_MANUFACTURER="DH electronics"
CONFIG_USB_GADGET_VENDOR_NUM=0x0525 CONFIG_USB_GADGET_VENDOR_NUM=0x0525
CONFIG_USB_GADGET_PRODUCT_NUM=0xa4a5 CONFIG_USB_GADGET_PRODUCT_NUM=0xa4a5
CONFIG_SDP_LOADADDR=0x0
CONFIG_USB_FUNCTION_ACM=y CONFIG_USB_FUNCTION_ACM=y
CONFIG_USB_ETHER=y CONFIG_USB_ETHER=y
CONFIG_USB_ETH_CDC=y CONFIG_USB_ETH_CDC=y

View file

@ -258,7 +258,6 @@ CONFIG_USB_GADGET=y
CONFIG_USB_GADGET_MANUFACTURER="DH electronics" CONFIG_USB_GADGET_MANUFACTURER="DH electronics"
CONFIG_USB_GADGET_VENDOR_NUM=0x0525 CONFIG_USB_GADGET_VENDOR_NUM=0x0525
CONFIG_USB_GADGET_PRODUCT_NUM=0xa4a5 CONFIG_USB_GADGET_PRODUCT_NUM=0xa4a5
CONFIG_SDP_LOADADDR=0x0
CONFIG_USB_FUNCTION_ACM=y CONFIG_USB_FUNCTION_ACM=y
CONFIG_USB_ETHER=y CONFIG_USB_ETHER=y
CONFIG_USB_ETH_CDC=y CONFIG_USB_ETH_CDC=y

View file

@ -20,7 +20,6 @@ CONFIG_SPL_MMC=y
CONFIG_SPL_SERIAL=y CONFIG_SPL_SERIAL=y
CONFIG_SPL_STACK=0x18009ff0 CONFIG_SPL_STACK=0x18009ff0
CONFIG_SPL_SIZE_LIMIT=0x20000 CONFIG_SPL_SIZE_LIMIT=0x20000
CONFIG_SPL_SIZE_LIMIT_PROVIDE_STACK=0x0
CONFIG_SPL=y CONFIG_SPL=y
CONFIG_ENV_OFFSET_REDUND=0x3f0000 CONFIG_ENV_OFFSET_REDUND=0x3f0000
CONFIG_SPL_SPI_FLASH_SUPPORT=y CONFIG_SPL_SPI_FLASH_SUPPORT=y
@ -130,7 +129,6 @@ CONFIG_USB_GADGET_DOWNLOAD=y
CONFIG_WDT=y CONFIG_WDT=y
CONFIG_WDT_SL28CPLD=y CONFIG_WDT_SL28CPLD=y
CONFIG_WDT_SP805=y CONFIG_WDT_SP805=y
CONFIG_OF_LIBFDT_ASSUME_MASK=0x0
CONFIG_EFI_SET_TIME=y CONFIG_EFI_SET_TIME=y
CONFIG_EFI_RUNTIME_UPDATE_CAPSULE=y CONFIG_EFI_RUNTIME_UPDATE_CAPSULE=y
CONFIG_EFI_CAPSULE_FIRMWARE_FIT=y CONFIG_EFI_CAPSULE_FIRMWARE_FIT=y

View file

@ -10,7 +10,6 @@ CONFIG_ENV_OFFSET=0x3F8000
CONFIG_DEFAULT_DEVICE_TREE="rk3368-lion-haikou" CONFIG_DEFAULT_DEVICE_TREE="rk3368-lion-haikou"
CONFIG_SPL_TEXT_BASE=0x00000000 CONFIG_SPL_TEXT_BASE=0x00000000
CONFIG_ROCKCHIP_RK3368=y CONFIG_ROCKCHIP_RK3368=y
CONFIG_ROCKCHIP_SPL_RESERVE_IRAM=0x0
CONFIG_TPL_LIBCOMMON_SUPPORT=y CONFIG_TPL_LIBCOMMON_SUPPORT=y
CONFIG_TPL_LIBGENERIC_SUPPORT=y CONFIG_TPL_LIBGENERIC_SUPPORT=y
CONFIG_SPL_DRIVERS_MISC=y CONFIG_SPL_DRIVERS_MISC=y

View file

@ -11,7 +11,6 @@ CONFIG_CUSTOM_SYS_INIT_SP_ADDR=0x800000
CONFIG_DEFAULT_DEVICE_TREE="rk3308-roc-cc" CONFIG_DEFAULT_DEVICE_TREE="rk3308-roc-cc"
CONFIG_DM_RESET=y CONFIG_DM_RESET=y
CONFIG_ROCKCHIP_RK3308=y CONFIG_ROCKCHIP_RK3308=y
CONFIG_ROCKCHIP_SPL_RESERVE_IRAM=0x0
CONFIG_SPL_DRIVERS_MISC=y CONFIG_SPL_DRIVERS_MISC=y
CONFIG_TARGET_ROC_RK3308_CC=y CONFIG_TARGET_ROC_RK3308_CC=y
CONFIG_SPL_STACK_R_ADDR=0xc00000 CONFIG_SPL_STACK_R_ADDR=0xc00000

View file

@ -11,7 +11,6 @@ CONFIG_CUSTOM_SYS_INIT_SP_ADDR=0x800000
CONFIG_DEFAULT_DEVICE_TREE="rk3308-rock-pi-s" CONFIG_DEFAULT_DEVICE_TREE="rk3308-rock-pi-s"
CONFIG_DM_RESET=y CONFIG_DM_RESET=y
CONFIG_ROCKCHIP_RK3308=y CONFIG_ROCKCHIP_RK3308=y
CONFIG_ROCKCHIP_SPL_RESERVE_IRAM=0x0
CONFIG_SPL_DRIVERS_MISC=y CONFIG_SPL_DRIVERS_MISC=y
CONFIG_TARGET_EVB_RK3308=y CONFIG_TARGET_EVB_RK3308=y
CONFIG_SPL_STACK_R_ADDR=0xc00000 CONFIG_SPL_STACK_R_ADDR=0xc00000

View file

@ -4,7 +4,6 @@ CONFIG_ENV_SIZE=0x2000
CONFIG_DEFAULT_DEVICE_TREE="sandbox64" CONFIG_DEFAULT_DEVICE_TREE="sandbox64"
CONFIG_DM_RESET=y CONFIG_DM_RESET=y
CONFIG_PRE_CON_BUF_ADDR=0x100000 CONFIG_PRE_CON_BUF_ADDR=0x100000
CONFIG_BOOTSTAGE_STASH_ADDR=0x0
CONFIG_SYS_LOAD_ADDR=0x0 CONFIG_SYS_LOAD_ADDR=0x0
CONFIG_PCI=y CONFIG_PCI=y
CONFIG_SANDBOX64=y CONFIG_SANDBOX64=y

View file

@ -4,7 +4,6 @@ CONFIG_ENV_SIZE=0x2000
CONFIG_DEFAULT_DEVICE_TREE="sandbox" CONFIG_DEFAULT_DEVICE_TREE="sandbox"
CONFIG_DM_RESET=y CONFIG_DM_RESET=y
CONFIG_PRE_CON_BUF_ADDR=0xf0000 CONFIG_PRE_CON_BUF_ADDR=0xf0000
CONFIG_BOOTSTAGE_STASH_ADDR=0x0
CONFIG_SYS_LOAD_ADDR=0x0 CONFIG_SYS_LOAD_ADDR=0x0
CONFIG_PCI=y CONFIG_PCI=y
CONFIG_DEBUG_UART=y CONFIG_DEBUG_UART=y

View file

@ -3,7 +3,6 @@ CONFIG_NR_DRAM_BANKS=1
CONFIG_ENV_SIZE=0x2000 CONFIG_ENV_SIZE=0x2000
CONFIG_DEFAULT_DEVICE_TREE="sandbox" CONFIG_DEFAULT_DEVICE_TREE="sandbox"
CONFIG_DM_RESET=y CONFIG_DM_RESET=y
CONFIG_BOOTSTAGE_STASH_ADDR=0x0
CONFIG_SYS_LOAD_ADDR=0x0 CONFIG_SYS_LOAD_ADDR=0x0
CONFIG_PCI=y CONFIG_PCI=y
CONFIG_DEBUG_UART=y CONFIG_DEBUG_UART=y

View file

@ -10,7 +10,6 @@ CONFIG_SPL_SERIAL=y
CONFIG_SPL_DRIVERS_MISC=y CONFIG_SPL_DRIVERS_MISC=y
CONFIG_SPL_SYS_MALLOC_F_LEN=0x8000 CONFIG_SPL_SYS_MALLOC_F_LEN=0x8000
CONFIG_SPL=y CONFIG_SPL=y
CONFIG_BOOTSTAGE_STASH_ADDR=0x0
CONFIG_SYS_LOAD_ADDR=0x0 CONFIG_SYS_LOAD_ADDR=0x0
CONFIG_PCI=y CONFIG_PCI=y
CONFIG_SANDBOX_SPL=y CONFIG_SANDBOX_SPL=y

View file

@ -10,7 +10,6 @@ CONFIG_SPL_SERIAL=y
CONFIG_SPL_DRIVERS_MISC=y CONFIG_SPL_DRIVERS_MISC=y
CONFIG_SPL_SYS_MALLOC_F_LEN=0x8000 CONFIG_SPL_SYS_MALLOC_F_LEN=0x8000
CONFIG_SPL=y CONFIG_SPL=y
CONFIG_BOOTSTAGE_STASH_ADDR=0x0
CONFIG_SYS_LOAD_ADDR=0x0 CONFIG_SYS_LOAD_ADDR=0x0
CONFIG_PCI=y CONFIG_PCI=y
CONFIG_SANDBOX_SPL=y CONFIG_SANDBOX_SPL=y

View file

@ -15,7 +15,6 @@ CONFIG_TPL_SERIAL=y
CONFIG_SPL_DRIVERS_MISC=y CONFIG_SPL_DRIVERS_MISC=y
CONFIG_SPL_SYS_MALLOC_F_LEN=0x8000 CONFIG_SPL_SYS_MALLOC_F_LEN=0x8000
CONFIG_SPL=y CONFIG_SPL=y
CONFIG_BOOTSTAGE_STASH_ADDR=0x0
CONFIG_SYS_LOAD_ADDR=0x0 CONFIG_SYS_LOAD_ADDR=0x0
CONFIG_PCI=y CONFIG_PCI=y
CONFIG_SANDBOX_SPL=y CONFIG_SANDBOX_SPL=y

View file

@ -77,7 +77,6 @@ CONFIG_DM_MAILBOX=y
CONFIG_ZYNQMP_IPI=y CONFIG_ZYNQMP_IPI=y
CONFIG_MISC=y CONFIG_MISC=y
CONFIG_I2C_EEPROM=y CONFIG_I2C_EEPROM=y
CONFIG_SYS_I2C_EEPROM_ADDR=0x0
CONFIG_SUPPORT_EMMC_BOOT=y CONFIG_SUPPORT_EMMC_BOOT=y
CONFIG_MMC_IO_VOLTAGE=y CONFIG_MMC_IO_VOLTAGE=y
CONFIG_MMC_UHS_SUPPORT=y CONFIG_MMC_UHS_SUPPORT=y

View file

@ -11,7 +11,6 @@ CONFIG_DM_RESET=y
CONFIG_SPL_STACK_R_ADDR=0x18000000 CONFIG_SPL_STACK_R_ADDR=0x18000000
CONFIG_SPL_STACK=0xfffffffc CONFIG_SPL_STACK=0xfffffffc
CONFIG_SPL_SIZE_LIMIT=0x2a000 CONFIG_SPL_SIZE_LIMIT=0x2a000
CONFIG_SPL_SIZE_LIMIT_PROVIDE_STACK=0x0
CONFIG_SPL=y CONFIG_SPL=y
CONFIG_ENV_OFFSET_REDUND=0x1E80000 CONFIG_ENV_OFFSET_REDUND=0x1E80000
CONFIG_SPL_SPI_FLASH_SUPPORT=y CONFIG_SPL_SPI_FLASH_SUPPORT=y

View file

@ -167,7 +167,7 @@ config SYS_IDE_MAXDEVICE
config SYS_ATA_BASE_ADDR config SYS_ATA_BASE_ADDR
hex "Base address of IDE controller" hex "Base address of IDE controller"
default 0 default 0x0
help help
This is the address of the IDE controller, from which other addresses This is the address of the IDE controller, from which other addresses
are calculated. Each bus is at a fixed offset from this address, are calculated. Each bus is at a fixed offset from this address,

View file

@ -56,7 +56,7 @@ config FASTBOOT_BUF_ADDR
ROCKCHIP_RK3399 ROCKCHIP_RK3399
default 0x280000 if ROCKCHIP_RK3368 default 0x280000 if ROCKCHIP_RK3368
default 0x100000 if ARCH_ZYNQMP default 0x100000 if ARCH_ZYNQMP
default 0 if SANDBOX default 0x0 if SANDBOX
help help
The fastboot protocol requires a large memory buffer for The fastboot protocol requires a large memory buffer for
downloads. Define this to the starting RAM address to use for downloads. Define this to the starting RAM address to use for

View file

@ -372,7 +372,7 @@ config SYS_MXC_I2C1_SPEED
config SYS_MXC_I2C1_SLAVE config SYS_MXC_I2C1_SLAVE
hex "I2C1 Slave" hex "I2C1 Slave"
default 0 default 0x0
help help
MXC I2C1 Slave MXC I2C1 Slave
endif endif
@ -387,7 +387,7 @@ config SYS_MXC_I2C2_SPEED
config SYS_MXC_I2C2_SLAVE config SYS_MXC_I2C2_SLAVE
hex "I2C2 Slave" hex "I2C2 Slave"
default 0 default 0x0
help help
MXC I2C2 Slave MXC I2C2 Slave
endif endif
@ -401,7 +401,7 @@ config SYS_MXC_I2C3_SPEED
config SYS_MXC_I2C3_SLAVE config SYS_MXC_I2C3_SLAVE
hex "I2C3 Slave" hex "I2C3 Slave"
default 0 default 0x0
help help
MXC I2C3 Slave MXC I2C3 Slave
endif endif
@ -415,7 +415,7 @@ config SYS_MXC_I2C4_SPEED
config SYS_MXC_I2C4_SLAVE config SYS_MXC_I2C4_SLAVE
hex "I2C4 Slave" hex "I2C4 Slave"
default 0 default 0x0
help help
MXC I2C4 Slave MXC I2C4 Slave
endif endif
@ -429,7 +429,7 @@ config SYS_MXC_I2C5_SPEED
config SYS_MXC_I2C5_SLAVE config SYS_MXC_I2C5_SLAVE
hex "I2C5 Slave" hex "I2C5 Slave"
default 0 default 0x0
help help
MXC I2C5 Slave MXC I2C5 Slave
endif endif
@ -443,7 +443,7 @@ config SYS_MXC_I2C6_SPEED
config SYS_MXC_I2C6_SLAVE config SYS_MXC_I2C6_SLAVE
hex "I2C6 Slave" hex "I2C6 Slave"
default 0 default 0x0
help help
MXC I2C6 Slave MXC I2C6 Slave
endif endif
@ -457,7 +457,7 @@ config SYS_MXC_I2C7_SPEED
config SYS_MXC_I2C7_SLAVE config SYS_MXC_I2C7_SLAVE
hex "I2C7 Slave" hex "I2C7 Slave"
default 0 default 0x0
help help
MXC I2C7 Slave MXC I2C7 Slave
endif endif
@ -471,7 +471,7 @@ config SYS_MXC_I2C8_SPEED
config SYS_MXC_I2C8_SLAVE config SYS_MXC_I2C8_SLAVE
hex "I2C8 Slave" hex "I2C8 Slave"
default 0 default 0x0
help help
MXC I2C8 Slave MXC I2C8 Slave
endif endif

View file

@ -555,7 +555,7 @@ config SPL_I2C_EEPROM
config SYS_I2C_EEPROM_ADDR config SYS_I2C_EEPROM_ADDR
hex "Chip address of the EEPROM device" hex "Chip address of the EEPROM device"
depends on ID_EEPROM || I2C_EEPROM || SPL_I2C_EEPROM || CMD_EEPROM || ENV_IS_IN_EEPROM depends on ID_EEPROM || I2C_EEPROM || SPL_I2C_EEPROM || CMD_EEPROM || ENV_IS_IN_EEPROM
default 0 default 0x0
if I2C_EEPROM if I2C_EEPROM

View file

@ -482,8 +482,8 @@ endchoice
config DEBUG_UART_BASE config DEBUG_UART_BASE
hex "Base address of UART" hex "Base address of UART"
depends on DEBUG_UART depends on DEBUG_UART
default 0 if DEBUG_SBI_CONSOLE default 0x0 if DEBUG_SBI_CONSOLE
default 0 if DEBUG_UART_SANDBOX default 0x0 if DEBUG_UART_SANDBOX
default 0xff000000 if DEBUG_UART_ZYNQ && ARCH_ZYNQMP default 0xff000000 if DEBUG_UART_ZYNQ && ARCH_ZYNQMP
default 0xe0000000 if DEBUG_UART_ZYNQ && ARCH_ZYNQ default 0xe0000000 if DEBUG_UART_ZYNQ && ARCH_ZYNQ
help help
@ -1139,6 +1139,6 @@ config SYS_SDSR
config SYS_SDMR config SYS_SDMR
hex "SDMR Value" hex "SDMR Value"
depends on MPC8XX_CONS depends on MPC8XX_CONS
default 0 default 0x0
endif endif

View file

@ -160,7 +160,7 @@ config USB_GADGET_VBUS_DRAW
config SDP_LOADADDR config SDP_LOADADDR
hex "Default load address at SDP_WRITE and SDP_JUMP" hex "Default load address at SDP_WRITE and SDP_JUMP"
default 0 default 0x0
# Selected by UDC drivers that support high-speed operation. # Selected by UDC drivers that support high-speed operation.
config USB_GADGET_DUALSPEED config USB_GADGET_DUALSPEED

View file

@ -66,7 +66,7 @@ config VIDEO_PCI_DEFAULT_FB_SIZE
hex "Default framebuffer size to use if no drivers request it" hex "Default framebuffer size to use if no drivers request it"
default 0x1000000 if X86 default 0x1000000 if X86
default 0x800000 if !X86 && VIDEO_BOCHS default 0x800000 if !X86 && VIDEO_BOCHS
default 0 if !X86 && !VIDEO_BOCHS default 0x0 if !X86 && !VIDEO_BOCHS
help help
Generally, video drivers request the amount of memory they need for Generally, video drivers request the amount of memory they need for
the frame buffer when they are bound, by setting the size field in the frame buffer when they are bound, by setting the size field in
@ -1039,7 +1039,7 @@ config SPL_VIDEO_PCI_DEFAULT_FB_SIZE
hex "Default framebuffer size to use if no drivers request it at SPL" hex "Default framebuffer size to use if no drivers request it at SPL"
default 0x1000000 if X86 default 0x1000000 if X86
default 0x800000 if !X86 && VIDEO_BOCHS default 0x800000 if !X86 && VIDEO_BOCHS
default 0 if !X86 && !VIDEO_BOCHS default 0x0 if !X86 && !VIDEO_BOCHS
help help
Generally, video drivers request the amount of memory they need for Generally, video drivers request the amount of memory they need for
the frame buffer when they are bound, by setting the size field in the frame buffer when they are bound, by setting the size field in

4
env/Kconfig vendored
View file

@ -571,7 +571,7 @@ config ENV_OFFSET
default 0xE0000 if ARCH_ZYNQ default 0xE0000 if ARCH_ZYNQ
default 0x1E00000 if ARCH_ZYNQMP default 0x1E00000 if ARCH_ZYNQMP
default 0x7F40000 if ARCH_VERSAL || ARCH_VERSAL_NET default 0x7F40000 if ARCH_VERSAL || ARCH_VERSAL_NET
default 0 if ARC default 0x0 if ARC
default 0x140000 if ARCH_AT91 default 0x140000 if ARCH_AT91
default 0x260000 if ARCH_OMAP2PLUS default 0x260000 if ARCH_OMAP2PLUS
default 0x1080000 if MICROBLAZE && ENV_IS_IN_SPI_FLASH default 0x1080000 if MICROBLAZE && ENV_IS_IN_SPI_FLASH
@ -583,7 +583,7 @@ config ENV_OFFSET_REDUND
depends on (ENV_IS_IN_EEPROM || ENV_IS_IN_MMC || ENV_IS_IN_NAND || \ depends on (ENV_IS_IN_EEPROM || ENV_IS_IN_MMC || ENV_IS_IN_NAND || \
ENV_IS_IN_SPI_FLASH) && SYS_REDUNDAND_ENVIRONMENT ENV_IS_IN_SPI_FLASH) && SYS_REDUNDAND_ENVIRONMENT
default 0x10C0000 if MICROBLAZE default 0x10C0000 if MICROBLAZE
default 0 default 0x0
help help
Offset from the start of the device (or partition) of the redundant Offset from the start of the device (or partition) of the redundant
environment location. environment location.

View file

@ -862,7 +862,7 @@ config OF_LIBFDT
config OF_LIBFDT_ASSUME_MASK config OF_LIBFDT_ASSUME_MASK
hex "Mask of conditions to assume for libfdt" hex "Mask of conditions to assume for libfdt"
depends on OF_LIBFDT || FIT depends on OF_LIBFDT || FIT
default 0 default 0x0
help help
Use this to change the assumptions made by libfdt about the Use this to change the assumptions made by libfdt about the
device tree it is working with. A value of 0 means that no assumptions device tree it is working with. A value of 0 means that no assumptions