mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-26 22:52:18 +00:00
x86: ivybridge: Move GPIO init to the LPC init() method
This init can happen in the driver also. Move it. Signed-off-by: Simon Glass <sjg@chromium.org> Reviewed-by: Bin Meng <bmeng.cn@gmail.com>
This commit is contained in:
parent
fcd30cdfa8
commit
9fd11c7a8c
2 changed files with 3 additions and 4 deletions
|
@ -278,10 +278,6 @@ int print_cpuinfo(void)
|
||||||
|
|
||||||
gd->arch.pei_boot_mode = boot_mode;
|
gd->arch.pei_boot_mode = boot_mode;
|
||||||
|
|
||||||
/* TODO: Move this to the board or driver */
|
|
||||||
x86_pci_write_config32(PCH_LPC_DEV, GPIO_BASE, DEFAULT_GPIOBASE | 1);
|
|
||||||
x86_pci_write_config32(PCH_LPC_DEV, GPIO_CNTL, 0x10);
|
|
||||||
|
|
||||||
/* Print processor name */
|
/* Print processor name */
|
||||||
name = cpu_get_name(processor_name);
|
name = cpu_get_name(processor_name);
|
||||||
printf("CPU: %s\n", name);
|
printf("CPU: %s\n", name);
|
||||||
|
|
|
@ -623,6 +623,9 @@ static int bd82x6x_lpc_early_init(struct udevice *dev)
|
||||||
setbits_le32(RCB_REG(GCS), 1 >> 5); /* No reset */
|
setbits_le32(RCB_REG(GCS), 1 >> 5); /* No reset */
|
||||||
outw(1 << 11, DEFAULT_PMBASE | 0x60 | 0x08); /* halt timer */
|
outw(1 << 11, DEFAULT_PMBASE | 0x60 | 0x08); /* halt timer */
|
||||||
|
|
||||||
|
dm_pci_write_config32(dev->parent, GPIO_BASE, DEFAULT_GPIOBASE | 1);
|
||||||
|
dm_pci_write_config32(dev->parent, GPIO_CNTL, 0x10);
|
||||||
|
|
||||||
return 0;
|
return 0;
|
||||||
}
|
}
|
||||||
|
|
||||||
|
|
Loading…
Reference in a new issue