Mirrors/u-boot
2
0
Fork 0
mirror of https://github.com/AsahiLinux/u-boot synced 2024-11-28 15:41:40 +00:00
Code Issues Projects Releases Packages Wiki Activity

ddr: altera: Minor clean up of rw_mgr_mem_initialize()

Browse source 
Add kerneldoc and do a minor comment cleanup. No functional change.

Signed-off-by: Marek Vasut <marex@denx.de>
This commit is contained in:
Marek Vasut 2015-07-26 10:57:06 +02:00
parent 3589fbfbc3
commit 8e9d7d04b0
1 changed files with 8 additions and 3 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

11
drivers/ddr/altera/sequencer.c
View file

@ -951,6 +951,11 @@ static void rw_mgr_mem_load_user(const u32 fin1, const u32 fin2,
}
}
/**
* rw_mgr_mem_initialize() - Initialize RW Manager
*
* Initialize RW Manager.
*/
static void rw_mgr_mem_initialize(void)
{
debug("%s:%d\n", __func__, __LINE__);
@ -969,7 +974,7 @@ static void rw_mgr_mem_initialize(void)
* significant bits
*/
/* start with memory RESET activated */
/* Start with memory RESET activated */
/* tINIT = 200us */
@ -986,7 +991,7 @@ static void rw_mgr_mem_initialize(void)
SEQ_TINIT_CNTR2_VAL,
RW_MGR_INIT_RESET_0_CKE_0);
/* indicate that memory is stable */
/* Indicate that memory is stable. */
writel(1, &phy_mgr_cfg->reset_mem_stbl);
/*
@ -1007,7 +1012,7 @@ static void rw_mgr_mem_initialize(void)
SEQ_TRESET_CNTR2_VAL,
RW_MGR_INIT_RESET_1_CKE_0);
/* bring up clock enable */
/* Bring up clock enable. */
/* tXRP < 250 ck cycles */
delay_for_n_mem_clocks(250);