Mirrors/u-boot
2
0
Fork 0
mirror of https://github.com/AsahiLinux/u-boot synced 2024-11-11 07:34:31 +00:00
Code Issues Projects Releases Packages Wiki Activity

ARM: tegra114: Clear IDDQ when enabling PLLC

Browse source 
Enabling a PLL while IDDQ is high. The Linux kernel checks for this
condition and warns about it verbosely, so while this seems to work
fine, fix it up according to the programming guidelines provided in
the Tegra K1 TRM (v02p), Section 5.3.8.1 ("PLLC and PLLC4 Startup
Sequence"). The Tegra114 TRM doesn't contain this information, but
the programming of PLLC is the same on Tegra114 and Tegra124.

Signed-off-by: Thierry Reding <treding@nvidia.com>
Signed-off-by: Tom Warren <twarren@nvidia.com>
This commit is contained in:
Thierry Reding 2015-09-08 11:38:04 +02:00 committed by Tom Warren
parent aba11d4476
commit 8e1601d994
2 changed files with 8 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

3
arch/arm/include/asm/arch-tegra114/clock.h
View file

@ -25,4 +25,7 @@
#define OSC_FREQ_SHIFT 28
#define OSC_FREQ_MASK (0xF << OSC_FREQ_SHIFT)
/* CLK_RST_CONTROLLER_PLLC_MISC_0 */
#define PLLC_IDDQ (1 << 26)
#endif /* _TEGRA114_CLOCK_H_ */

5
arch/arm/mach-tegra/tegra114/clock.c
View file

@ -629,6 +629,11 @@ void clock_early_init(void)
tegra30_set_up_pllp();
/* clear IDDQ before accessing any other PLLC registers */
pllinfo = &tegra_pll_info_table[CLOCK_ID_CGENERAL];
clrbits_le32(&clkrst->crc_pll[CLOCK_ID_CGENERAL].pll_misc, PLLC_IDDQ);
udelay(2);
/*
* PLLC output frequency set to 600Mhz
* PLLD output frequency set to 925Mhz