Mirrors/u-boot
2
0
Fork 0
mirror of https://github.com/AsahiLinux/u-boot synced 2024-11-30 00:21:06 +00:00
Code Issues Projects Releases Packages Wiki Activity

ARM: dts: rmobile: Extract RPC node to u-boot specific DT

Browse source 
The RPC DT bindings are still work in progress. Extract the RPC DT node
from the DT to allow easier update and so it can be replaced once the DT
bindings are stable.

Signed-off-by: Marek Vasut <marek.vasut+renesas@gmail.com>
Cc: Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
---
V2: Rebase on u-boot/master
This commit is contained in:
Marek Vasut 2018-12-03 20:17:50 +01:00 committed by Marek Vasut
parent a89929bbb3
commit 8c7d9e1f62
14 changed files with 85 additions and 68 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

10
arch/arm/dts/r8a7795-u-boot.dtsi
View file

@ -10,3 +10,13 @@
&extalr_clk {
u-boot,dm-pre-reloc;
};
&soc {
rpc: rpc@0xee200000 {
compatible = "renesas,rpc-r8a7795", "renesas,rpc";
reg = <0 0xee200000 0 0x100>, <0 0x08000000 0 0>;
clocks = <&cpg CPG_MOD 917>;
bank-width = <2>;
status = "disabled";
};
};

8
arch/arm/dts/r8a7795.dtsi
View file

@ -1812,14 +1812,6 @@
dma-channels = <2>;
};
rpc: rpc@0xee200000 {
compatible = "renesas,rpc-r8a7795", "renesas,rpc";
reg = <0 0xee200000 0 0x100>, <0 0x08000000 0 0>;
clocks = <&cpg CPG_MOD 917>;
bank-width = <2>;
status = "disabled";
};
sdhi0: sd@ee100000 {
compatible = "renesas,sdhi-r8a7795",
"renesas,rcar-gen3-sdhi";

10
arch/arm/dts/r8a7796-u-boot.dtsi
View file

@ -10,3 +10,13 @@
&extalr_clk {
u-boot,dm-pre-reloc;
};
&soc {
rpc: rpc@0xee200000 {
compatible = "renesas,rpc-r8a7796", "renesas,rpc";
reg = <0 0xee200000 0 0x100>, <0 0x08000000 0 0>;
clocks = <&cpg CPG_MOD 917>;
bank-width = <2>;
status = "disabled";
};
};

8
arch/arm/dts/r8a7796.dtsi
View file

@ -1588,14 +1588,6 @@
status = "disabled";
};
rpc: rpc@0xee200000 {
compatible = "renesas,rpc-r8a7796", "renesas,rpc";
reg = <0 0xee200000 0 0x100>, <0 0x08000000 0 0>;
clocks = <&cpg CPG_MOD 917>;
bank-width = <2>;
status = "disabled";
};
sdhi0: sd@ee100000 {
compatible = "renesas,sdhi-r8a7796",
"renesas,rcar-gen3-sdhi";

10
arch/arm/dts/r8a77965-u-boot.dtsi
View file

@ -10,3 +10,13 @@
&extalr_clk {
u-boot,dm-pre-reloc;
};
&soc {
rpc: rpc@0xee200000 {
compatible = "renesas,rpc-r8a77965", "renesas,rpc";
reg = <0 0xee200000 0 0x100>, <0 0x08000000 0 0>;
clocks = <&cpg CPG_MOD 917>;
bank-width = <2>;
status = "disabled";
};
};

8
arch/arm/dts/r8a77965.dtsi
View file

@ -863,14 +863,6 @@
status = "disabled";
};
rpc: rpc@0xee200000 {
compatible = "renesas,rpc-r8a77965", "renesas,rpc";
reg = <0 0xee200000 0 0x100>, <0 0x08000000 0 0>;
clocks = <&cpg CPG_MOD 917>;
bank-width = <2>;
status = "disabled";
};
sdhi0: sd@ee100000 {
compatible = "renesas,sdhi-r8a77965";
reg = <0 0xee100000 0 0x2000>;

25
arch/arm/dts/r8a77970-eagle-u-boot.dts
View file

@ -7,3 +7,28 @@
#include "r8a77970-eagle.dts"
#include "r8a77970-u-boot.dtsi"
/ {
aliases {
spi0 = &rpc;
};
};
&rpc {
num-cs = <1>;
status = "okay";
spi-max-frequency = <50000000>;
#address-cells = <1>;
#size-cells = <0>;
flash0: spi-flash@0 {
#address-cells = <1>;
#size-cells = <1>;
compatible = "s25fs512s", "spi-flash", "jedec,spi-nor";
spi-max-frequency = <50000000>;
spi-tx-bus-width = <1>;
spi-rx-bus-width = <1>;
reg = <0>;
status = "okay";
};
};

20
arch/arm/dts/r8a77970-eagle.dts
View file

@ -17,7 +17,6 @@
aliases {
serial0 = &scif0;
ethernet0 = &avb;
spi0 = &rpc;
};
chosen {
@ -91,25 +90,6 @@
};
};
&rpc {
num-cs = <1>;
status = "okay";
spi-max-frequency = <50000000>;
#address-cells = <1>;
#size-cells = <0>;
flash0: spi-flash@0 {
#address-cells = <1>;
#size-cells = <1>;
compatible = "s25fs512s", "spi-flash", "jedec,spi-nor";
spi-max-frequency = <50000000>;
spi-tx-bus-width = <1>;
spi-rx-bus-width = <1>;
reg = <0>;
status = "okay";
};
};
&rwdt {
timeout-sec = <60>;
status = "okay";

10
arch/arm/dts/r8a77970-u-boot.dtsi
View file

@ -10,3 +10,13 @@
&extalr_clk {
u-boot,dm-pre-reloc;
};
&soc {
rpc: rpc@0xee200000 {
compatible = "renesas,rpc-r8a77970", "renesas,rpc";
reg = <0 0xee200000 0 0x100>, <0 0x08000000 0 0>;
clocks = <&cpg CPG_MOD 917>;
bank-width = <2>;
status = "disabled";
};
};

8
arch/arm/dts/r8a77970.dtsi
View file

@ -614,14 +614,6 @@
#address-cells = <1>;
#size-cells = <0>;
};
rpc: rpc@0xee200000 {
compatible = "renesas,rpc-r8a77970", "renesas,rpc";
reg = <0 0xee200000 0 0x100>, <0 0x08000000 0 0>;
clocks = <&cpg CPG_MOD 917>;
bank-width = <2>;
status = "disabled";
};
};
timer {

10
arch/arm/dts/r8a77990-u-boot.dtsi
View file

@ -6,3 +6,13 @@
*/
#include "r8a779x-u-boot.dtsi"
&soc {
rpc: rpc@0xee200000 {
compatible = "renesas,rpc-r8a77990", "renesas,rpc";
reg = <0 0xee200000 0 0x100>, <0 0x08000000 0 0>;
clocks = <&cpg CPG_MOD 917>;
bank-width = <2>;
status = "disabled";
};
};

8
arch/arm/dts/r8a77990.dtsi
View file

@ -331,14 +331,6 @@
compatible = "renesas,prr";
reg = <0 0xfff00044 0 4>;
};
rpc: rpc@0xee200000 {
compatible = "renesas,rpc-r8a77990", "renesas,rpc";
reg = <0 0xee200000 0 0x100>, <0 0x08000000 0 0>;
clocks = <&cpg CPG_MOD 917>;
bank-width = <2>;
status = "disabled";
};
};
timer {

10
arch/arm/dts/r8a77995-u-boot.dtsi
View file

@ -6,3 +6,13 @@
*/
#include "r8a779x-u-boot.dtsi"
&soc {
rpc: rpc@0xee200000 {
compatible = "renesas,rpc-r8a77995", "renesas,rpc";
reg = <0 0xee200000 0 0x100>, <0 0x08000000 0 0>;
clocks = <&cpg CPG_MOD 917>;
bank-width = <2>;
status = "disabled";
};
};

8
arch/arm/dts/r8a77995.dtsi
View file

@ -780,14 +780,6 @@
};
};
};
rpc: rpc@0xee200000 {
compatible = "renesas,rpc-r8a77995", "renesas,rpc";
reg = <0 0xee200000 0 0x100>, <0 0x08000000 0 0>;
clocks = <&cpg CPG_MOD 917>;
bank-width = <2>;
status = "disabled";
};
};
timer {