mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-30 08:31:03 +00:00
ppc4xx: Add basic support for AMCC PPC460EX/460GT rev B chips
This patch is based on a diff created by Phong Vo from AMCC. Signed-off-by: Phong Vo <pvo@amcc.com> Signed-off-by: Stefan Roese <sr@denx.de>
This commit is contained in:
parent
82a7edc7ea
commit
89bcc48750
3 changed files with 30 additions and 0 deletions
|
@ -285,6 +285,9 @@ int checkcpu (void)
|
|||
uint pvr = get_pvr();
|
||||
ulong clock = gd->cpu_clk;
|
||||
char buf[32];
|
||||
#if defined(CONFIG_460EX) || defined(CONFIG_460GT)
|
||||
u32 reg;
|
||||
#endif
|
||||
|
||||
#if !defined(CONFIG_IOP480)
|
||||
char addstr[64] = "";
|
||||
|
@ -526,6 +529,7 @@ int checkcpu (void)
|
|||
strcpy(addstr, "No RAID 6 support");
|
||||
break;
|
||||
|
||||
#if defined(CONFIG_460EX) || defined(CONFIG_460GT)
|
||||
case PVR_460EX_RA:
|
||||
puts("EX Rev. A");
|
||||
strcpy(addstr, "No Security/Kasumi support");
|
||||
|
@ -536,6 +540,15 @@ int checkcpu (void)
|
|||
strcpy(addstr, "Security/Kasumi support");
|
||||
break;
|
||||
|
||||
case PVR_460EX_RB:
|
||||
puts("EX Rev. B");
|
||||
mfsdr(SDR0_ECID3, reg);
|
||||
if (reg & 0x00100000)
|
||||
strcpy(addstr, "No Security/Kasumi support");
|
||||
else
|
||||
strcpy(addstr, "Security/Kasumi support");
|
||||
break;
|
||||
|
||||
case PVR_460GT_RA:
|
||||
puts("GT Rev. A");
|
||||
strcpy(addstr, "No Security/Kasumi support");
|
||||
|
@ -546,6 +559,16 @@ int checkcpu (void)
|
|||
strcpy(addstr, "Security/Kasumi support");
|
||||
break;
|
||||
|
||||
case PVR_460GT_RB:
|
||||
puts("GT Rev. B");
|
||||
mfsdr(SDR0_ECID3, reg);
|
||||
if (reg & 0x00100000)
|
||||
strcpy(addstr, "No Security/Kasumi support");
|
||||
else
|
||||
strcpy(addstr, "Security/Kasumi support");
|
||||
break;
|
||||
#endif
|
||||
|
||||
case PVR_460SX_RA:
|
||||
puts("SX Rev. A");
|
||||
strcpy(addstr, "Security support");
|
||||
|
|
|
@ -883,8 +883,10 @@
|
|||
#define PVR_440SPe_RB 0x53521891 /* 440SPe rev B without RAID 6 support */
|
||||
#define PVR_460EX_SE_RA 0x130218A2 /* 460EX rev A with Security Engine */
|
||||
#define PVR_460EX_RA 0x130218A3 /* 460EX rev A without Security Engine */
|
||||
#define PVR_460EX_RB 0x130218A4 /* 460EX rev B with and without Sec Eng*/
|
||||
#define PVR_460GT_SE_RA 0x130218A0 /* 460GT rev A with Security Engine */
|
||||
#define PVR_460GT_RA 0x130218A1 /* 460GT rev A without Security Engine */
|
||||
#define PVR_460GT_RB 0x130218A5 /* 460GT rev B with and without Sec Eng*/
|
||||
#define PVR_460SX_RA 0x13541800 /* 460SX rev A */
|
||||
#define PVR_460SX_RA_V1 0x13541801 /* 460SX rev A Variant 1 Security disabled */
|
||||
#define PVR_460GX_RA 0x13541802 /* 460GX rev A */
|
||||
|
|
|
@ -1156,6 +1156,11 @@
|
|||
#define SDR0_PFC1_SIS_SCP_SEL 0x00000000 /* SCP Selected */
|
||||
#define SDR0_PFC1_SIS_IIC1_SEL 0x00020000 /* IIC1 Selected */
|
||||
|
||||
#define SDR0_ECID0 0x0080
|
||||
#define SDR0_ECID1 0x0081
|
||||
#define SDR0_ECID2 0x0082
|
||||
#define SDR0_ECID3 0x0083
|
||||
|
||||
/* Ethernet PLL Configuration Register (SDR0_ETH_PLL) */
|
||||
#define SDR0_ETH_PLL 0x4102
|
||||
#define SDR0_ETH_PLL_PLLLOCK 0x80000000 /*Ethernet PLL lock indication*/
|
||||
|
|
Loading…
Reference in a new issue