mirror of
https://github.com/AsahiLinux/u-boot
synced 2025-02-27 12:57:13 +00:00
MPC83XX: Fix PCI express clock setup
On a 8308 based board it was found that the PEX_GLK_RATIO register (programmed in arch/powerpc/cpu/mpc83xx/pcie.c) was getting set to 0, This was tracked to the fact that the pci express clock frequency was not being assigned to the pciexp1_clk entry in the global data structure in file arch/powerpc/cpu/mpc83xx/speed.c. Fix this and a similiar issue in 'do_clocks' command. Signed-off-by: Bill Cook <cook@isgchips.com> Signed-off-by: Kim Phillips <kim.phillips@freescale.com>
This commit is contained in:
parent
f5f30dea2a
commit
810cb19003
1 changed files with 4 additions and 2 deletions
|
@ -483,7 +483,8 @@ int get_clocks(void)
|
||||||
gd->qe_clk = qe_clk;
|
gd->qe_clk = qe_clk;
|
||||||
gd->brg_clk = brg_clk;
|
gd->brg_clk = brg_clk;
|
||||||
#endif
|
#endif
|
||||||
#if defined(CONFIG_MPC837x)
|
#if defined(CONFIG_MPC8308) || defined(CONFIG_MPC831x) || \
|
||||||
|
defined(CONFIG_MPC837x)
|
||||||
gd->pciexp1_clk = pciexp1_clk;
|
gd->pciexp1_clk = pciexp1_clk;
|
||||||
gd->pciexp2_clk = pciexp2_clk;
|
gd->pciexp2_clk = pciexp2_clk;
|
||||||
#endif
|
#endif
|
||||||
|
@ -543,7 +544,8 @@ int do_clocks (cmd_tbl_t * cmdtp, int flag, int argc, char * const argv[])
|
||||||
#if defined(CONFIG_MPC834x)
|
#if defined(CONFIG_MPC834x)
|
||||||
printf(" USB MPH: %-4s MHz\n", strmhz(buf, gd->usbmph_clk));
|
printf(" USB MPH: %-4s MHz\n", strmhz(buf, gd->usbmph_clk));
|
||||||
#endif
|
#endif
|
||||||
#if defined(CONFIG_MPC837x)
|
#if defined(CONFIG_MPC8308) || defined(CONFIG_MPC831x) || \
|
||||||
|
defined(CONFIG_MPC837x)
|
||||||
printf(" PCIEXP1: %-4s MHz\n", strmhz(buf, gd->pciexp1_clk));
|
printf(" PCIEXP1: %-4s MHz\n", strmhz(buf, gd->pciexp1_clk));
|
||||||
printf(" PCIEXP2: %-4s MHz\n", strmhz(buf, gd->pciexp2_clk));
|
printf(" PCIEXP2: %-4s MHz\n", strmhz(buf, gd->pciexp2_clk));
|
||||||
#endif
|
#endif
|
||||||
|
|
Loading…
Add table
Reference in a new issue