mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-28 15:41:40 +00:00
arm: dts: ls1028a: sync the fsl-ls1028a.dtsi with linux
Now that everything is prepared, copy the fsl-ls1028a.dtsi from the linux kernel v5.14.12. Notable changes: - second watchdog added - the number of chip selects of the SPI controller is now correct and reflects what the hardware offers - the LPUARTs have the correct clock parent - USB controllers are enabled by default, which was already the case before this sync because all board enabled all the USB controller nodes. A linux patch to fix this is pending. - the eSDHC controller changes from big-endian to little-endian, but that property seems to be not used at all. Signed-off-by: Michael Walle <michael@walle.cc> Reviewed-by: Vladimir Oltean <vladimir.oltean@nxp.com> Reviewed-by: Priyanka Jain <priyanka.jain@nxp.com>
This commit is contained in:
parent
d08011d7f9
commit
7f900eabf7
2 changed files with 788 additions and 93 deletions
File diff suppressed because it is too large
Load diff
15
include/dt-bindings/clock/fsl,qoriq-clockgen.h
Normal file
15
include/dt-bindings/clock/fsl,qoriq-clockgen.h
Normal file
|
@ -0,0 +1,15 @@
|
|||
/* SPDX-License-Identifier: GPL-2.0-only */
|
||||
|
||||
#ifndef DT_CLOCK_FSL_QORIQ_CLOCKGEN_H
|
||||
#define DT_CLOCK_FSL_QORIQ_CLOCKGEN_H
|
||||
|
||||
#define QORIQ_CLK_SYSCLK 0
|
||||
#define QORIQ_CLK_CMUX 1
|
||||
#define QORIQ_CLK_HWACCEL 2
|
||||
#define QORIQ_CLK_FMAN 3
|
||||
#define QORIQ_CLK_PLATFORM_PLL 4
|
||||
#define QORIQ_CLK_CORECLK 5
|
||||
|
||||
#define QORIQ_CLK_PLL_DIV(x) ((x) - 1)
|
||||
|
||||
#endif /* DT_CLOCK_FSL_QORIQ_CLOCKGEN_H */
|
Loading…
Reference in a new issue