mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-29 08:01:08 +00:00
x86: turn off cache: set control register properly
Bits should be ORed when they are supposed to be added together Signed-off-by: Ondrej Kupka <ondra.cap@gmail.com>
This commit is contained in:
parent
ce5207e191
commit
7b3d5380ee
1 changed files with 1 additions and 1 deletions
|
@ -50,7 +50,7 @@ board_init16_ret:
|
||||||
|
|
||||||
/* Turn of cache (this might require a 486-class CPU) */
|
/* Turn of cache (this might require a 486-class CPU) */
|
||||||
movl %cr0, %eax
|
movl %cr0, %eax
|
||||||
orl $(X86_CR0_NW & X86_CR0_CD), %eax
|
orl $(X86_CR0_NW | X86_CR0_CD), %eax
|
||||||
movl %eax, %cr0
|
movl %eax, %cr0
|
||||||
wbinvd
|
wbinvd
|
||||||
|
|
||||||
|
|
Loading…
Reference in a new issue