mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-24 21:54:01 +00:00
board: phytec: phycore_imx8mm: Update lpddr4_timing
Update RAM Timings for 2GB RAM based on DDR Controller Configuration Spreadsheet revision 22. Including the update of the refresh rate to workaround errata ERR050805. Signed-off-by: Cem Tenruh <c.tenruh@phytec.de>
This commit is contained in:
parent
ff1dd52024
commit
7a478c836a
1 changed files with 742 additions and 744 deletions
File diff suppressed because it is too large
Load diff
Loading…
Reference in a new issue