mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-24 21:54:01 +00:00
pci_ep: layerscape: Add Support for ls2085a and ls2080a EP mode
Due to the ls2085a and ls2080a use different way to set the BAR size, so add the BAR size init code here. Signed-off-by: Xiaowei Bao <xiaowei.bao@nxp.com> Signed-off-by: Hou Zhiqiang <Zhiqiang.Hou@nxp.com> Reviewed-by: Priyanka Jain <priyanka.jain@nxp.com>
This commit is contained in:
parent
15ce1fadf7
commit
78c56b29fc
1 changed files with 13 additions and 5 deletions
|
@ -173,17 +173,25 @@ static void ls_pcie_setup_ep(struct ls_pcie_ep *pcie_ep)
|
|||
*/
|
||||
writel(0, pcie->dbi + PCIE_MISC_CONTROL_1_OFF);
|
||||
|
||||
bar_base = pcie->dbi +
|
||||
PCIE_MASK_OFFSET(pcie_ep->cfg2_flag, pf);
|
||||
|
||||
if (pcie_ep->cfg2_flag) {
|
||||
for (vf = 0; vf <= PCIE_VF_NUM; vf++) {
|
||||
ctrl_writel(pcie,
|
||||
PCIE_LCTRL0_VAL(pf, 0),
|
||||
PCIE_PF_VF_CTRL);
|
||||
ls_pcie_ep_setup_bars(bar_base);
|
||||
|
||||
for (vf = 1; vf <= PCIE_VF_NUM; vf++) {
|
||||
ctrl_writel(pcie,
|
||||
PCIE_LCTRL0_VAL(pf, vf),
|
||||
PCIE_PF_VF_CTRL);
|
||||
ls_pcie_ep_setup_vf_bars(bar_base);
|
||||
}
|
||||
} else {
|
||||
ls_pcie_ep_setup_bars(bar_base);
|
||||
ls_pcie_ep_setup_vf_bars(bar_base);
|
||||
}
|
||||
bar_base = pcie->dbi +
|
||||
PCIE_MASK_OFFSET(pcie_ep->cfg2_flag, pf);
|
||||
ls_pcie_ep_setup_bars(bar_base);
|
||||
ls_pcie_ep_setup_vf_bars(bar_base);
|
||||
|
||||
ls_pcie_ep_setup_atu(pcie_ep, pf);
|
||||
}
|
||||
|
|
Loading…
Reference in a new issue