Mirrors/u-boot
2
0
Fork 0
mirror of https://github.com/AsahiLinux/u-boot synced 2024-11-10 23:24:38 +00:00
Code Issues Projects Releases Packages Wiki Activity

riscv: alloc space exhausted

Browse source 
When trying to run qemu-riscv64_smode_defconfig with 32 harts booting
fails. The debug UART shows a message

    alloc space exhausted

32 is the current maximum number of harts for machine virt in QEMU 7.0.

Raise the default for SYS_MALLOC_F_LEN to 16 KiB.

Move the setting to /Kconfig where we define SYS_MALLOC_F_LEN for
other architectures too.

Signed-off-by: Heinrich Schuchardt <heinrich.schuchardt@canonical.com>
Reviewed-by: Tom Rini <trini@konsulko.com>
Reviewed-by: Rick Chen <rick@andestech.com>
This commit is contained in:
Heinrich Schuchardt 2022-04-05 16:47:15 +02:00 committed by Leo Yu-Chi Liang
parent 22e324c638
commit 776e8aca0b
2 changed files with 1 additions and 4 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
Kconfig
View file

@ -248,7 +248,7 @@ config SYS_MALLOC_F_LEN
hex "Size of malloc() pool before relocation" hex "Size of malloc() pool before relocation"
depends on SYS_MALLOC_F depends on SYS_MALLOC_F
default 0x1000 if AM33XX default 0x1000 if AM33XX
default 0x4000 if SANDBOX default 0x4000 if SANDBOX || RISCV
default 0x2000 if (ARCH_IMX8 || ARCH_IMX8M || ARCH_MX7 || \ default 0x2000 if (ARCH_IMX8 || ARCH_IMX8M || ARCH_MX7 || \
ARCH_MX7ULP || ARCH_MX6 || ARCH_MX5 || \ ARCH_MX7ULP || ARCH_MX6 || ARCH_MX5 || \
ARCH_LS1012A || ARCH_LS1021A || ARCH_LS1043A || \ ARCH_LS1012A || ARCH_LS1021A || ARCH_LS1043A || \

3
arch/riscv/Kconfig
View file

@ -195,9 +195,6 @@ config ANDES_PLIC
The Andes PLIC block holds memory-mapped claim and pending registers The Andes PLIC block holds memory-mapped claim and pending registers
associated with software interrupt. associated with software interrupt.
config SYS_MALLOC_F_LEN
default 0x1000
config SMP config SMP
bool "Symmetric Multi-Processing" bool "Symmetric Multi-Processing"
depends on SBI_V01 || !RISCV_SMODE depends on SBI_V01 || !RISCV_SMODE