mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-24 21:54:01 +00:00
rename symbol: CONFIG_STM32 -> CONFIG_ARCH_STM32
Have this symbol follow the pattern of all other such symbols. Signed-off-by: Trevor Woerner <twoerner@gmail.com>
This commit is contained in:
parent
18138ab203
commit
71f6354b0e
13 changed files with 13 additions and 13 deletions
|
@ -1607,7 +1607,7 @@ config ARCH_UNIPHIER
|
|||
Support for UniPhier SoC family developed by Socionext Inc.
|
||||
(formerly, System LSI Business Division of Panasonic Corporation)
|
||||
|
||||
config STM32
|
||||
config ARCH_STM32
|
||||
bool "Support STMicroelectronics STM32 MCU with cortex M"
|
||||
select CPU_V7M
|
||||
select DM
|
||||
|
|
|
@ -73,7 +73,7 @@ machine-$(CONFIG_ARCH_ROCKCHIP) += rockchip
|
|||
machine-$(CONFIG_ARCH_S5PC1XX) += s5pc1xx
|
||||
machine-$(CONFIG_ARCH_SNAPDRAGON) += snapdragon
|
||||
machine-$(CONFIG_ARCH_SOCFPGA) += socfpga
|
||||
machine-$(CONFIG_STM32) += stm32
|
||||
machine-$(CONFIG_ARCH_STM32) += stm32
|
||||
machine-$(CONFIG_ARCH_STM32MP) += stm32mp
|
||||
machine-$(CONFIG_ARCH_SUNXI) += sunxi
|
||||
machine-$(CONFIG_ARCH_TEGRA) += tegra
|
||||
|
|
|
@ -1,4 +1,4 @@
|
|||
if STM32
|
||||
if ARCH_STM32
|
||||
|
||||
config STM32F4
|
||||
bool "stm32f4 family"
|
||||
|
|
|
@ -1,5 +1,5 @@
|
|||
CONFIG_ARM=y
|
||||
CONFIG_STM32=y
|
||||
CONFIG_ARCH_STM32=y
|
||||
CONFIG_SYS_TEXT_BASE=0x08000000
|
||||
CONFIG_SYS_MALLOC_F_LEN=0xF00
|
||||
CONFIG_ENV_SIZE=0x2000
|
||||
|
|
|
@ -1,5 +1,5 @@
|
|||
CONFIG_ARM=y
|
||||
CONFIG_STM32=y
|
||||
CONFIG_ARCH_STM32=y
|
||||
CONFIG_SYS_TEXT_BASE=0x08000000
|
||||
CONFIG_SYS_MALLOC_F_LEN=0xF00
|
||||
CONFIG_ENV_SIZE=0x2000
|
||||
|
|
|
@ -1,5 +1,5 @@
|
|||
CONFIG_ARM=y
|
||||
CONFIG_STM32=y
|
||||
CONFIG_ARCH_STM32=y
|
||||
CONFIG_SYS_TEXT_BASE=0x08000000
|
||||
CONFIG_SYS_MALLOC_F_LEN=0xF00
|
||||
CONFIG_ENV_SIZE=0x2000
|
||||
|
|
|
@ -1,5 +1,5 @@
|
|||
CONFIG_ARM=y
|
||||
CONFIG_STM32=y
|
||||
CONFIG_ARCH_STM32=y
|
||||
CONFIG_SYS_TEXT_BASE=0x08008000
|
||||
CONFIG_SYS_MALLOC_F_LEN=0xE00
|
||||
CONFIG_ENV_SIZE=0x2000
|
||||
|
|
|
@ -1,5 +1,5 @@
|
|||
CONFIG_ARM=y
|
||||
CONFIG_STM32=y
|
||||
CONFIG_ARCH_STM32=y
|
||||
CONFIG_SYS_TEXT_BASE=0x08008000
|
||||
CONFIG_SYS_MALLOC_F_LEN=0xE00
|
||||
CONFIG_ENV_SIZE=0x2000
|
||||
|
|
|
@ -1,5 +1,5 @@
|
|||
CONFIG_ARM=y
|
||||
CONFIG_STM32=y
|
||||
CONFIG_ARCH_STM32=y
|
||||
CONFIG_SYS_TEXT_BASE=0x08000000
|
||||
CONFIG_SYS_MALLOC_F_LEN=0xF00
|
||||
CONFIG_ENV_SIZE=0x2000
|
||||
|
|
|
@ -1,5 +1,5 @@
|
|||
CONFIG_ARM=y
|
||||
CONFIG_STM32=y
|
||||
CONFIG_ARCH_STM32=y
|
||||
CONFIG_SYS_TEXT_BASE=0x08000000
|
||||
CONFIG_SYS_MALLOC_F_LEN=0xF00
|
||||
CONFIG_ENV_SIZE=0x2000
|
||||
|
|
|
@ -318,7 +318,7 @@ config PIC32_GPIO
|
|||
|
||||
config STM32_GPIO
|
||||
bool "ST STM32 GPIO driver"
|
||||
depends on DM_GPIO && (STM32 || ARCH_STM32MP)
|
||||
depends on DM_GPIO && (ARCH_STM32 || ARCH_STM32MP)
|
||||
default y
|
||||
help
|
||||
Device model driver support for STM32 GPIO controller. It should be
|
||||
|
|
|
@ -310,7 +310,7 @@ config STM32MP_FUSE
|
|||
|
||||
config STM32_RCC
|
||||
bool "Enable RCC driver for the STM32 SoC's family"
|
||||
depends on (STM32 || ARCH_STM32MP) && MISC
|
||||
depends on (ARCH_STM32 || ARCH_STM32MP) && MISC
|
||||
help
|
||||
Enable the STM32 RCC driver. The RCC block (Reset and Clock Control
|
||||
block) is responsible of the management of the clock and reset
|
||||
|
|
|
@ -30,7 +30,7 @@ config STI_RESET
|
|||
|
||||
config STM32_RESET
|
||||
bool "Enable the STM32 reset"
|
||||
depends on STM32 || ARCH_STM32MP
|
||||
depends on ARCH_STM32 || ARCH_STM32MP
|
||||
help
|
||||
Support for reset controllers on STMicroelectronics STM32 family SoCs.
|
||||
This resset driver is compatible with STM32 F4/F7 and H7 SoCs.
|
||||
|
|
Loading…
Reference in a new issue