mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-24 21:54:01 +00:00
serial: zynq: Change logic in putc
Sync logic with Linux kernel where TX empty flag is checked before char is sent. This logic is fixing problem with console on zynqmp platform. For example: DRAM: 2 GiB Enabling Caches... EL Level: �� sdhci@ff170000: 0 Using default environment Signed-off-by: Michal Simek <michal.simek@xilinx.com> Reviewed-by: Simon Glass <sjg@chromium.org> Reviewed-by: Moritz Fischer <moritz.fischer@ettus.com>
This commit is contained in:
parent
d82d63cc9b
commit
6cd0f2a6cd
1 changed files with 2 additions and 2 deletions
|
@ -19,7 +19,7 @@
|
|||
|
||||
DECLARE_GLOBAL_DATA_PTR;
|
||||
|
||||
#define ZYNQ_UART_SR_TXFULL 0x00000010 /* TX FIFO full */
|
||||
#define ZYNQ_UART_SR_TXEMPTY (1 << 3) /* TX FIFO empty */
|
||||
#define ZYNQ_UART_SR_TXACTIVE (1 << 11) /* TX active */
|
||||
#define ZYNQ_UART_SR_RXEMPTY 0x00000002 /* RX FIFO empty */
|
||||
|
||||
|
@ -97,7 +97,7 @@ static void _uart_zynq_serial_init(struct uart_zynq *regs)
|
|||
|
||||
static int _uart_zynq_serial_putc(struct uart_zynq *regs, const char c)
|
||||
{
|
||||
if (readl(®s->channel_sts) & ZYNQ_UART_SR_TXFULL)
|
||||
if (!(readl(®s->channel_sts) & ZYNQ_UART_SR_TXEMPTY))
|
||||
return -EAGAIN;
|
||||
|
||||
writel(c, ®s->tx_rx_fifo);
|
||||
|
|
Loading…
Reference in a new issue