mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-10 15:14:43 +00:00
net: designware: Rename CONFIG_DW_GMAC_DEFAULT_DMA_PBL to GMAC_DEFAULT_DMA_PBL
This value is always used at the default, rename it for now. This likely should come from the device tree if non-default, moving forward. Signed-off-by: Tom Rini <trini@konsulko.com>
This commit is contained in:
parent
89d888ed6d
commit
69a2bb6321
2 changed files with 3 additions and 7 deletions
|
@ -85,10 +85,8 @@ struct eth_dma_regs {
|
|||
|
||||
#define DW_DMA_BASE_OFFSET (0x1000)
|
||||
|
||||
/* Default DMA Burst length */
|
||||
#ifndef CONFIG_DW_GMAC_DEFAULT_DMA_PBL
|
||||
#define CONFIG_DW_GMAC_DEFAULT_DMA_PBL 8
|
||||
#endif
|
||||
/* DMA Burst length */
|
||||
#define GMAC_DEFAULT_DMA_PBL 8
|
||||
|
||||
/* Bus mode register definitions */
|
||||
#define FIXEDBURST (1 << 16)
|
||||
|
@ -96,7 +94,7 @@ struct eth_dma_regs {
|
|||
#define PRIORXTX_31 (2 << 14)
|
||||
#define PRIORXTX_21 (1 << 14)
|
||||
#define PRIORXTX_11 (0 << 14)
|
||||
#define DMA_PBL (CONFIG_DW_GMAC_DEFAULT_DMA_PBL<<8)
|
||||
#define DMA_PBL (GMAC_DEFAULT_DMA_PBL << 8)
|
||||
#define RXHIGHPRIO (1 << 1)
|
||||
#define DMAMAC_SRST (1 << 0)
|
||||
|
||||
|
|
|
@ -20,8 +20,6 @@
|
|||
|
||||
#define CONFIG_SYS_MAX_FLASH_SECT 8
|
||||
|
||||
#define CONFIG_DW_GMAC_DEFAULT_DMA_PBL (8)
|
||||
|
||||
#define CONFIG_SYS_HZ_CLOCK 1000000 /* Timer is clocked at 1MHz */
|
||||
|
||||
#define BOOT_TARGET_DEVICES(func) \
|
||||
|
|
Loading…
Reference in a new issue