mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-10 23:24:38 +00:00
km83xx: add common support for km8309 boards
Add support for Keymile boards based on mpc8309 (it would be only kmvect1 for now) Signed-off-by: Gerlando Falauto <gerlando.falauto@keymile.com> [#elseif -> #if to allow kmcoge5ne and kmeter1 to build successfully] Signed-off-by: Kim Phillips <kim.phillips@freescale.com>
This commit is contained in:
Gerlando Falauto
Kim Phillips
parent
a88731a6c2
commit
6967840b83
3 changed files with 183 additions and 1 deletions
|
|
@ -56,7 +56,7 @@ const qe_iop_conf_t qe_iop_conf_tab[] = {
|
||||||
{5, 2, 1, 0, 1}, /* UART2_RTS */
|
{5, 2, 1, 0, 1}, /* UART2_RTS */
|
||||||
{5, 3, 2, 0, 2}, /* UART2_SIN */
|
{5, 3, 2, 0, 2}, /* UART2_SIN */
|
||||||
{5, 1, 2, 0, 3}, /* UART2_CTS */
|
{5, 1, 2, 0, 3}, /* UART2_CTS */
|
||||||
#else
|
#elif !defined(CONFIG_MPC8309)
|
||||||
/* Local Bus */
|
/* Local Bus */
|
||||||
{0, 16, 1, 0, 3}, /* LA00 */
|
{0, 16, 1, 0, 3}, /* LA00 */
|
||||||
{0, 17, 1, 0, 3}, /* LA01 */
|
{0, 17, 1, 0, 3}, /* LA01 */
|
||||||
|
|
|
||||||
176
include/configs/km/km8309-common.h
Normal file
176
include/configs/km/km8309-common.h
Normal file
|
|
@ -0,0 +1,176 @@
|
||||||
|
/*
|
||||||
|
* Copyright (C) 2012 Keymile AG
|
||||||
|
* Gerlando Falauto <gerlando.falauto@keymile.com>
|
||||||
|
*
|
||||||
|
* Based on km8321-common.h, see respective copyright notice for credits
|
||||||
|
*
|
||||||
|
* This program is free software; you can redistribute it and/or
|
||||||
|
* modify it under the terms of the GNU General Public License as
|
||||||
|
* published by the Free Software Foundation; either version 2 of
|
||||||
|
* the License, or (at your option) any later version.
|
||||||
|
*/
|
||||||
|
|
||||||
|
#ifndef __CONFIG_KM8309_COMMON_H
|
||||||
|
#define __CONFIG_KM8309_COMMON_H
|
||||||
|
|
||||||
|
/*
|
||||||
|
* High Level Configuration Options
|
||||||
|
*/
|
||||||
|
#define CONFIG_E300 1 /* E300 family */
|
||||||
|
#define CONFIG_QE 1 /* Has QE */
|
||||||
|
#define CONFIG_MPC83xx 1 /* MPC83xx family */
|
||||||
|
#define CONFIG_MPC830x 1 /* MPC830x family */
|
||||||
|
#define CONFIG_MPC8309 1 /* MPC8309 CPU specific */
|
||||||
|
|
||||||
|
#define CONFIG_KM_DEF_ARCH "arch=ppc_8xx\0"
|
||||||
|
#define CONFIG_CMD_DIAG 1
|
||||||
|
|
||||||
|
/* include common defines/options for all 83xx Keymile boards */
|
||||||
|
#include "km83xx-common.h"
|
||||||
|
|
||||||
|
/* QE microcode/firmware address */
|
||||||
|
#define CONFIG_SYS_QE_FMAN_FW_IN_NOR
|
||||||
|
/* at end of uboot partition, before env */
|
||||||
|
#define CONFIG_SYS_QE_FMAN_FW_ADDR 0xF00B0000
|
||||||
|
|
||||||
|
#define CONFIG_MISC_INIT_R
|
||||||
|
|
||||||
|
/*
|
||||||
|
* System IO Config
|
||||||
|
*/
|
||||||
|
/* 0x14000180 SICR_1 */
|
||||||
|
#define CONFIG_SYS_SICRL (0 \
|
||||||
|
| SICR_1_UART1_UART1RTS \
|
||||||
|
| SICR_1_I2C_CKSTOP \
|
||||||
|
| SICR_1_IRQ_A_IRQ \
|
||||||
|
| SICR_1_IRQ_B_IRQ \
|
||||||
|
| SICR_1_GPIO_A_GPIO \
|
||||||
|
| SICR_1_GPIO_B_GPIO \
|
||||||
|
| SICR_1_GPIO_C_GPIO \
|
||||||
|
| SICR_1_GPIO_D_GPIO \
|
||||||
|
| SICR_1_GPIO_E_GPIO \
|
||||||
|
| SICR_1_GPIO_F_GPIO \
|
||||||
|
| SICR_1_USB_A_UART2S \
|
||||||
|
| SICR_1_USB_B_UART2RTS \
|
||||||
|
| SICR_1_FEC1_FEC1 \
|
||||||
|
| SICR_1_FEC2_FEC2 \
|
||||||
|
)
|
||||||
|
|
||||||
|
/* 0x00080400 SICR_2 */
|
||||||
|
#define CONFIG_SYS_SICRH (0 \
|
||||||
|
| SICR_2_FEC3_FEC3 \
|
||||||
|
| SICR_2_HDLC1_A_HDLC1 \
|
||||||
|
| SICR_2_ELBC_A_LA \
|
||||||
|
| SICR_2_ELBC_B_LCLK \
|
||||||
|
| SICR_2_HDLC2_A_HDLC2 \
|
||||||
|
| SICR_2_USB_D_GPIO \
|
||||||
|
| SICR_2_PCI_PCI \
|
||||||
|
| SICR_2_HDLC1_B_HDLC1 \
|
||||||
|
| SICR_2_HDLC1_C_HDLC1 \
|
||||||
|
| SICR_2_HDLC2_B_GPIO \
|
||||||
|
| SICR_2_HDLC2_C_HDLC2 \
|
||||||
|
| SICR_2_QUIESCE_B \
|
||||||
|
)
|
||||||
|
|
||||||
|
/* GPR_1 */
|
||||||
|
#define CONFIG_SYS_GPR1 0x50008060
|
||||||
|
|
||||||
|
#define CONFIG_SYS_GP1DIR 0x00000000
|
||||||
|
#define CONFIG_SYS_GP1ODR 0x00000000
|
||||||
|
#define CONFIG_SYS_GP2DIR 0xFF000000
|
||||||
|
#define CONFIG_SYS_GP2ODR 0x00000000
|
||||||
|
|
||||||
|
/*
|
||||||
|
* Hardware Reset Configuration Word
|
||||||
|
*/
|
||||||
|
#define CONFIG_SYS_HRCW_LOW (\
|
||||||
|
HRCWL_LCL_BUS_TO_SCB_CLK_1X1 | \
|
||||||
|
HRCWL_DDR_TO_SCB_CLK_2X1 | \
|
||||||
|
HRCWL_CSB_TO_CLKIN_2X1 | \
|
||||||
|
HRCWL_CORE_TO_CSB_2X1 | \
|
||||||
|
HRCWL_CE_PLL_VCO_DIV_2 | \
|
||||||
|
HRCWL_CE_TO_PLL_1X3)
|
||||||
|
|
||||||
|
#define CONFIG_SYS_HRCW_HIGH (\
|
||||||
|
HRCWH_PCI_AGENT | \
|
||||||
|
HRCWH_PCI_ARBITER_DISABLE | \
|
||||||
|
HRCWH_CORE_ENABLE | \
|
||||||
|
HRCWH_FROM_0X00000100 | \
|
||||||
|
HRCWH_BOOTSEQ_DISABLE | \
|
||||||
|
HRCWH_SW_WATCHDOG_DISABLE | \
|
||||||
|
HRCWH_ROM_LOC_LOCAL_16BIT | \
|
||||||
|
HRCWH_BIG_ENDIAN | \
|
||||||
|
HRCWH_LALE_NORMAL)
|
||||||
|
|
||||||
|
#define CONFIG_SYS_DDR_CS0_BNDS 0x0000007f
|
||||||
|
#define CONFIG_SYS_DDR_SDRAM_CFG (SDRAM_CFG_SDRAM_TYPE_DDR2 | \
|
||||||
|
SDRAM_CFG_32_BE | \
|
||||||
|
SDRAM_CFG_SREN | \
|
||||||
|
SDRAM_CFG_HSE)
|
||||||
|
|
||||||
|
#define CONFIG_SYS_DDR_SDRAM_CFG2 0x00401000
|
||||||
|
#define CONFIG_SYS_DDR_CLK_CNTL (DDR_SDRAM_CLK_CNTL_CLK_ADJUST_05)
|
||||||
|
#define CONFIG_SYS_DDR_INTERVAL ((0x064 << SDRAM_INTERVAL_BSTOPRE_SHIFT) | \
|
||||||
|
(0x200 << SDRAM_INTERVAL_REFINT_SHIFT))
|
||||||
|
|
||||||
|
#define CONFIG_SYS_DDR_CS0_CONFIG (CSCONFIG_EN | CSCONFIG_AP | \
|
||||||
|
CSCONFIG_ODT_RD_NEVER | \
|
||||||
|
CSCONFIG_ODT_WR_ONLY_CURRENT | \
|
||||||
|
CSCONFIG_ROW_BIT_13 | \
|
||||||
|
CSCONFIG_COL_BIT_10)
|
||||||
|
|
||||||
|
#define CONFIG_SYS_DDR_MODE 0x47860242
|
||||||
|
#define CONFIG_SYS_DDR_MODE2 0x8080c000
|
||||||
|
|
||||||
|
#define CONFIG_SYS_DDR_TIMING_0 ((2 << TIMING_CFG0_MRS_CYC_SHIFT) | \
|
||||||
|
(8 << TIMING_CFG0_ODT_PD_EXIT_SHIFT) | \
|
||||||
|
(2 << TIMING_CFG0_PRE_PD_EXIT_SHIFT) | \
|
||||||
|
(2 << TIMING_CFG0_ACT_PD_EXIT_SHIFT) | \
|
||||||
|
(0 << TIMING_CFG0_WWT_SHIFT) | \
|
||||||
|
(0 << TIMING_CFG0_RRT_SHIFT) | \
|
||||||
|
(0 << TIMING_CFG0_WRT_SHIFT) | \
|
||||||
|
(0 << TIMING_CFG0_RWT_SHIFT))
|
||||||
|
|
||||||
|
#define CONFIG_SYS_DDR_TIMING_1 ((TIMING_CFG1_CASLAT_40) | \
|
||||||
|
(2 << TIMING_CFG1_WRTORD_SHIFT) | \
|
||||||
|
(2 << TIMING_CFG1_ACTTOACT_SHIFT) | \
|
||||||
|
(3 << TIMING_CFG1_WRREC_SHIFT) | \
|
||||||
|
(7 << TIMING_CFG1_REFREC_SHIFT) | \
|
||||||
|
(3 << TIMING_CFG1_ACTTORW_SHIFT) | \
|
||||||
|
(7 << TIMING_CFG1_ACTTOPRE_SHIFT) | \
|
||||||
|
(3 << TIMING_CFG1_PRETOACT_SHIFT))
|
||||||
|
|
||||||
|
#define CONFIG_SYS_DDR_TIMING_2 ((8 << TIMING_CFG2_FOUR_ACT_SHIFT) | \
|
||||||
|
(3 << TIMING_CFG2_CKE_PLS_SHIFT) | \
|
||||||
|
(2 << TIMING_CFG2_WR_DATA_DELAY_SHIFT) | \
|
||||||
|
(2 << TIMING_CFG2_RD_TO_PRE_SHIFT) | \
|
||||||
|
(3 << TIMING_CFG2_WR_LAT_DELAY_SHIFT) | \
|
||||||
|
(0 << TIMING_CFG2_ADD_LAT_SHIFT) | \
|
||||||
|
(5 << TIMING_CFG2_CPO_SHIFT))
|
||||||
|
|
||||||
|
#define CONFIG_SYS_DDR_TIMING_3 0x00000000
|
||||||
|
|
||||||
|
#define CONFIG_SYS_KMBEC_FPGA_BASE 0xE8000000
|
||||||
|
#define CONFIG_SYS_KMBEC_FPGA_SIZE 128
|
||||||
|
|
||||||
|
/* EEprom support */
|
||||||
|
#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1
|
||||||
|
|
||||||
|
/*
|
||||||
|
* Local Bus Configuration & Clock Setup
|
||||||
|
*/
|
||||||
|
#define CONFIG_SYS_LCRR_DBYP 0x80000000
|
||||||
|
#define CONFIG_SYS_LCRR_EADC 0x00010000
|
||||||
|
#define CONFIG_SYS_LCRR_CLKDIV 0x00000002
|
||||||
|
|
||||||
|
#define CONFIG_SYS_LBC_LBCR 0x00000000
|
||||||
|
|
||||||
|
/*
|
||||||
|
* MMU Setup
|
||||||
|
*/
|
||||||
|
#define CONFIG_SYS_IBAT7L (0)
|
||||||
|
#define CONFIG_SYS_IBAT7U (0)
|
||||||
|
#define CONFIG_SYS_DBAT7L CONFIG_SYS_IBAT7L
|
||||||
|
#define CONFIG_SYS_DBAT7U CONFIG_SYS_IBAT7U
|
||||||
|
|
||||||
|
#endif /* __CONFIG_KM8309_COMMON_H */
|
||||||
|
|
@ -169,9 +169,15 @@
|
||||||
#define UEC_VERBOSE_DEBUG 1
|
#define UEC_VERBOSE_DEBUG 1
|
||||||
|
|
||||||
#ifdef CONFIG_UEC_ETH1
|
#ifdef CONFIG_UEC_ETH1
|
||||||
|
#if defined(CONFIG_MPC8309)
|
||||||
|
#define CONFIG_SYS_UEC1_UCC_NUM 2 /* UCC3 */
|
||||||
|
#define CONFIG_SYS_UEC1_RX_CLK QE_CLK_NONE /* not used in RMII Mode */
|
||||||
|
#define CONFIG_SYS_UEC1_TX_CLK QE_CLK12
|
||||||
|
#else
|
||||||
#define CONFIG_SYS_UEC1_UCC_NUM 3 /* UCC4 */
|
#define CONFIG_SYS_UEC1_UCC_NUM 3 /* UCC4 */
|
||||||
#define CONFIG_SYS_UEC1_RX_CLK QE_CLK_NONE /* not used in RMII Mode */
|
#define CONFIG_SYS_UEC1_RX_CLK QE_CLK_NONE /* not used in RMII Mode */
|
||||||
#define CONFIG_SYS_UEC1_TX_CLK QE_CLK17
|
#define CONFIG_SYS_UEC1_TX_CLK QE_CLK17
|
||||||
|
#endif
|
||||||
#define CONFIG_SYS_UEC1_ETH_TYPE FAST_ETH
|
#define CONFIG_SYS_UEC1_ETH_TYPE FAST_ETH
|
||||||
#define CONFIG_SYS_UEC1_PHY_ADDR 0
|
#define CONFIG_SYS_UEC1_PHY_ADDR 0
|
||||||
#define CONFIG_SYS_UEC1_INTERFACE_TYPE PHY_INTERFACE_MODE_RMII
|
#define CONFIG_SYS_UEC1_INTERFACE_TYPE PHY_INTERFACE_MODE_RMII
|
||||||
|
|
|
||||||
Loading…
Reference in a new issue