mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-11 23:47:24 +00:00
arm64: zynqmp: Add 'silabs,skip-recall' to DDR DIMM si570 clk node
The 'silabs,skip-recall' property prevents interruption in operation of the clock while the driver is being probed. Without this property, the DDR DIMM clk can cause a failure during Versal's boot. Signed-off-by: Saeed Nowshadi <saeed.nowshadi@xilinx.com>
This commit is contained in:
parent
a34a12fabc
commit
65a572b1d0
1 changed files with 2 additions and 1 deletions
|
@ -2,7 +2,7 @@
|
|||
/*
|
||||
* dts file for Xilinx Versal a2197 RevA System Controller
|
||||
*
|
||||
* (C) Copyright 2019 - 2020, Xilinx, Inc.
|
||||
* (C) Copyright 2019 - 2021, Xilinx, Inc.
|
||||
*
|
||||
* Michal Simek <michal.simek@xilinx.com>
|
||||
*/
|
||||
|
@ -505,6 +505,7 @@
|
|||
factory-fout = <200000000>;
|
||||
clock-frequency = <200000000>;
|
||||
clock-output-names = "si570_ddrdimm1_clk";
|
||||
silabs,skip-recall;
|
||||
};
|
||||
};
|
||||
i2c@4 { /* LPDDR4_SI570_CLK2 */
|
||||
|
|
Loading…
Reference in a new issue