mirror of
https://github.com/AsahiLinux/u-boot
synced 2025-02-18 06:58:54 +00:00
MPC8568E-MDS: set up QE pario for UART1
To use UART1 on the MPC8568E-MDS, QE pario pins PC[0:3] should be set up appropriately. Signed-off-by: Anton Vorontsov <avorontsov@ru.mvista.com>
This commit is contained in:
parent
ad162249cb
commit
64d4bcb087
1 changed files with 7 additions and 0 deletions
|
@ -87,6 +87,13 @@ const qe_iop_conf_t qe_iop_conf_tab[] = {
|
|||
{1, 31, 2, 0, 3}, /* GTX125 */
|
||||
{4, 6, 3, 0, 2}, /* MDIO */
|
||||
{4, 5, 1, 0, 2}, /* MDC */
|
||||
|
||||
/* UART1 */
|
||||
{2, 0, 1, 0, 2}, /* UART_SOUT1 */
|
||||
{2, 1, 1, 0, 2}, /* UART_RTS1 */
|
||||
{2, 2, 2, 0, 2}, /* UART_CTS1 */
|
||||
{2, 3, 2, 0, 2}, /* UART_SIN1 */
|
||||
|
||||
{0, 0, 0, 0, QE_IOP_TAB_END}, /* END of table */
|
||||
};
|
||||
|
||||
|
|
Loading…
Add table
Reference in a new issue