mirror of
https://github.com/AsahiLinux/u-boot
synced 2025-02-26 12:27:12 +00:00
Davinci: Add EMIF-A macros for setting chip select parameters
The patch adds EMIF-A macros for setting chip select parameters Signed-off-by: Nick Thompson <nick.thompson@ge.com> Signed-off-by: Sandeep Paulraj <s-paulraj@ti.com>
This commit is contained in:
parent
b74064a0e2
commit
6228e6389e
1 changed files with 17 additions and 1 deletions
|
@ -24,7 +24,7 @@
|
||||||
|
|
||||||
#include <asm/arch/hardware.h>
|
#include <asm/arch/hardware.h>
|
||||||
|
|
||||||
typedef struct {
|
typedef struct davinci_emif_regs {
|
||||||
dv_reg ERCSR;
|
dv_reg ERCSR;
|
||||||
dv_reg AWCCR;
|
dv_reg AWCCR;
|
||||||
dv_reg SDBCR;
|
dv_reg SDBCR;
|
||||||
|
@ -66,6 +66,9 @@ typedef struct {
|
||||||
|
|
||||||
typedef emif_registers *emifregs;
|
typedef emif_registers *emifregs;
|
||||||
|
|
||||||
|
#define davinci_emif_regs \
|
||||||
|
((struct davinci_emif_regs *)DAVINCI_ASYNC_EMIF_CNTRL_BASE)
|
||||||
|
|
||||||
#define DAVINCI_NANDFCR_NAND_ENABLE(n) (1 << (n-2))
|
#define DAVINCI_NANDFCR_NAND_ENABLE(n) (1 << (n-2))
|
||||||
#define DAVINCI_NANDFCR_4BIT_ECC_SEL_MASK (3 << 4)
|
#define DAVINCI_NANDFCR_4BIT_ECC_SEL_MASK (3 << 4)
|
||||||
#define DAVINCI_NANDFCR_4BIT_ECC_SEL(n) ((n-2) << 4)
|
#define DAVINCI_NANDFCR_4BIT_ECC_SEL(n) ((n-2) << 4)
|
||||||
|
@ -73,4 +76,17 @@ typedef emif_registers *emifregs;
|
||||||
#define DAVINCI_NANDFCR_4BIT_ECC_START (1 << 12)
|
#define DAVINCI_NANDFCR_4BIT_ECC_START (1 << 12)
|
||||||
#define DAVINCI_NANDFCR_4BIT_CALC_START (1 << 13)
|
#define DAVINCI_NANDFCR_4BIT_CALC_START (1 << 13)
|
||||||
|
|
||||||
|
/* Chip Select setup */
|
||||||
|
#define DAVINCI_ABCR_STROBE_SELECT (1 << 31)
|
||||||
|
#define DAVINCI_ABCR_EXT_WAIT (1 << 30)
|
||||||
|
#define DAVINCI_ABCR_WSETUP(n) (n << 26)
|
||||||
|
#define DAVINCI_ABCR_WSTROBE(n) (n << 20)
|
||||||
|
#define DAVINCI_ABCR_WHOLD(n) (n << 17)
|
||||||
|
#define DAVINCI_ABCR_RSETUP(n) (n << 13)
|
||||||
|
#define DAVINCI_ABCR_RSTROBE(n) (n << 7)
|
||||||
|
#define DAVINCI_ABCR_RHOLD(n) (n << 4)
|
||||||
|
#define DAVINCI_ABCR_TA(n) (n << 2)
|
||||||
|
#define DAVINCI_ABCR_ASIZE_16BIT 1
|
||||||
|
#define DAVINCI_ABCR_ASIZE_8BIT 0
|
||||||
|
|
||||||
#endif
|
#endif
|
||||||
|
|
Loading…
Add table
Reference in a new issue