global: Migrate CONFIG_USART_ID to CFG

Perform a simple rename of CONFIG_USART_ID to CFG_USART_ID

Signed-off-by: Tom Rini <trini@konsulko.com>
This commit is contained in:
Tom Rini 2022-12-04 10:14:03 -05:00
parent 805482d187
commit 61693acbce
7 changed files with 7 additions and 7 deletions

View file

@ -73,7 +73,7 @@ static void atmel_serial_activate(atmel_usart3_t *usart)
static void atmel_serial_setbrg(void) static void atmel_serial_setbrg(void)
{ {
atmel_serial_setbrg_internal((atmel_usart3_t *)CFG_USART_BASE, atmel_serial_setbrg_internal((atmel_usart3_t *)CFG_USART_BASE,
CONFIG_USART_ID, gd->baudrate); CFG_USART_ID, gd->baudrate);
} }
static int atmel_serial_init(void) static int atmel_serial_init(void)

View file

@ -29,7 +29,7 @@
/* serial console */ /* serial console */
#define CFG_USART_BASE ATMEL_BASE_DBGU #define CFG_USART_BASE ATMEL_BASE_DBGU
#define CONFIG_USART_ID ATMEL_ID_SYS #define CFG_USART_ID ATMEL_ID_SYS
/* SDRAM */ /* SDRAM */
#define CFG_SYS_SDRAM_BASE ATMEL_BASE_CS6 #define CFG_SYS_SDRAM_BASE ATMEL_BASE_CS6

View file

@ -14,7 +14,7 @@
#define CFG_SYS_AT91_MAIN_CLOCK 24000000 /* 24 MHz crystal */ #define CFG_SYS_AT91_MAIN_CLOCK 24000000 /* 24 MHz crystal */
#define CFG_USART_BASE ATMEL_BASE_DBGU #define CFG_USART_BASE ATMEL_BASE_DBGU
#define CONFIG_USART_ID 0 /* ignored in arm */ #define CFG_USART_ID 0 /* ignored in arm */
/* SDRAM */ /* SDRAM */
#define CFG_SYS_SDRAM_BASE 0x20000000 #define CFG_SYS_SDRAM_BASE 0x20000000

View file

@ -15,7 +15,7 @@
#define CFG_SYS_AT91_MAIN_CLOCK 24000000 /* 24 MHz crystal */ #define CFG_SYS_AT91_MAIN_CLOCK 24000000 /* 24 MHz crystal */
#define CFG_USART_BASE ATMEL_BASE_DBGU #define CFG_USART_BASE ATMEL_BASE_DBGU
#define CONFIG_USART_ID 0 /* ignored in arm */ #define CFG_USART_ID 0 /* ignored in arm */
/* /*
* define CONFIG_USB_EHCI_HCD to enable USB Hi-Speed (aka 2.0) * define CONFIG_USB_EHCI_HCD to enable USB Hi-Speed (aka 2.0)

View file

@ -62,7 +62,7 @@
/* serial console */ /* serial console */
#define CFG_USART_BASE ATMEL_BASE_DBGU #define CFG_USART_BASE ATMEL_BASE_DBGU
#define CONFIG_USART_ID ATMEL_ID_SYS #define CFG_USART_ID ATMEL_ID_SYS
/* DFU class support */ /* DFU class support */
#define DFU_MANIFEST_POLL_TIMEOUT 25000 #define DFU_MANIFEST_POLL_TIMEOUT 25000

View file

@ -35,7 +35,7 @@
/* Misc CPU related */ /* Misc CPU related */
#define CFG_USART_BASE ATMEL_BASE_DBGU #define CFG_USART_BASE ATMEL_BASE_DBGU
#define CONFIG_USART_ID ATMEL_ID_SYS #define CFG_USART_ID ATMEL_ID_SYS
/* /*
* SDRAM: 1 bank, min 32, max 128 MB * SDRAM: 1 bank, min 32, max 128 MB

View file

@ -18,7 +18,7 @@
/* serial console */ /* serial console */
#define CFG_USART_BASE 0xfc00c000 #define CFG_USART_BASE 0xfc00c000
#define CONFIG_USART_ID 30 #define CFG_USART_ID 30
/* Timer */ /* Timer */
#define CFG_SYS_TIMER_COUNTER 0xfc06863c #define CFG_SYS_TIMER_COUNTER 0xfc06863c