Mirrors/u-boot
2
0
Fork 0
mirror of https://github.com/AsahiLinux/u-boot synced 2024-11-11 07:34:31 +00:00
Code Issues Projects Releases Packages Wiki Activity

mips: octeon: cpu.c: Enable AHCI/SATA support

Browse source 
For easy AHCI/ SATA integration, this patch adds board_ahci_enable()
for the MVEBU AHCI driver, which will be used by this platform. This
platform specific "enable" function will setup the proper endian
swapping in the AHCI controller so that it can be used by the common
AHCI code.

Additionally the endian swizzle entry for AHCI in
octeon_should_swizzle_table[] is removed, as this enabled the original
lowlevel code function, e.g. octeon_configure_qlm(), for the QLM setup
to work correctly.

Signed-off-by: Stefan Roese <sr@denx.de>
Cc: Aaron Williams <awilliams@marvell.com>
Cc: Chandrakala Chavva <cchavva@marvell.com>
Cc: Daniel Schwierzeck <daniel.schwierzeck@gmail.com>
This commit is contained in:
Stefan Roese 2021-04-07 09:12:33 +02:00 committed by Daniel Schwierzeck
parent 480fa8346b
commit 6094145958
1 changed files with 20 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

21
arch/mips/mach-octeon/cpu.c
View file

@ -15,6 +15,8 @@
#include <mach/clock.h>
#include <mach/cavm-reg.h>
#include <mach/cvmx-bootmem.h>
#include <mach/cvmx-regs.h>
#include <mach/cvmx-sata-defs.h>
DECLARE_GLOBAL_DATA_PTR;
@ -49,7 +51,6 @@ const bool octeon_should_swizzle_table[256] = {
[0x1e] = true, /* PCI mmio window */
[0x68] = true, /* OCTEON III USB */
[0x69] = true, /* OCTEON III USB */
[0x6c] = true, /* OCTEON III SATA */
[0x6f] = true, /* OCTEON II USB */
};
@ -412,3 +413,21 @@ int arch_misc_init(void)
return 0;
}
int board_ahci_enable(void)
{
cvmx_sata_uctl_shim_cfg_t shim_cfg;
/*
* Configure proper endian swapping for the AHCI port so that the
* common AHCI code can be used
*/
shim_cfg.u64 = csr_rd(CVMX_SATA_UCTL_SHIM_CFG);
shim_cfg.s.dma_endian_mode = 1;
/* Use 1 for LE mode when running BE, or 3 for BE mode running BE */
shim_cfg.s.csr_endian_mode = 3; /* Don't byte swap */
shim_cfg.s.dma_read_cmd = 1; /* No allocate L2C */
csr_wr(CVMX_SATA_UCTL_SHIM_CFG, shim_cfg.u64);
return 0;
}