mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-28 23:51:33 +00:00
spi: stm32_qspi: Add reset support
In some situation, QSPI controller is already configured by an early boot stage, adding reset support will insure that QSPI controller is started from a pristine state. Signed-off-by: Patrice Chotard <patrice.chotard@st.com> Reviewed-by: Jagan Teki <jagan@openedev.com>
This commit is contained in:
parent
2a6ca73691
commit
5e46123bf3
1 changed files with 15 additions and 0 deletions
|
@ -12,6 +12,7 @@
|
|||
#include <dm.h>
|
||||
#include <errno.h>
|
||||
#include <malloc.h>
|
||||
#include <reset.h>
|
||||
#include <spi.h>
|
||||
#include <spi_flash.h>
|
||||
#include <asm/io.h>
|
||||
|
@ -457,6 +458,7 @@ static int stm32_qspi_probe(struct udevice *bus)
|
|||
struct stm32_qspi_priv *priv = dev_get_priv(bus);
|
||||
struct dm_spi_bus *dm_spi_bus;
|
||||
struct clk clk;
|
||||
struct reset_ctl reset_ctl;
|
||||
int ret;
|
||||
|
||||
dm_spi_bus = bus->uclass_priv;
|
||||
|
@ -484,6 +486,19 @@ static int stm32_qspi_probe(struct udevice *bus)
|
|||
return priv->clock_rate;
|
||||
}
|
||||
|
||||
ret = reset_get_by_index(bus, 0, &reset_ctl);
|
||||
if (ret) {
|
||||
if (ret != -ENOENT) {
|
||||
dev_err(bus, "failed to get reset\n");
|
||||
clk_disable(&clk);
|
||||
return ret;
|
||||
}
|
||||
} else {
|
||||
/* Reset QSPI controller */
|
||||
reset_assert(&reset_ctl);
|
||||
udelay(2);
|
||||
reset_deassert(&reset_ctl);
|
||||
}
|
||||
|
||||
setbits_le32(&priv->regs->cr, STM32_QSPI_CR_SSHIFT);
|
||||
|
||||
|
|
Loading…
Reference in a new issue