mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-11 07:34:31 +00:00
nds32: Remove dead reset_cpu() implementation
nds32 is one of the only architectures which still have a reset_cpu() implementation that makes use of the `addr` parameter. The rest of U-Boot now ignores it and passes 0 everywhere. It turns out that even here, reset_cpu() is no longer referenced anywhere; reset is either not implemented (e.g. ae3xx) or realized using a WDT (e.g. ag101). Remove this left-over implementation in preparation for the removal of the `addr` parameter in the entire tree. Cc: Rick Chen <rick@andestech.com> Signed-off-by: Harald Seiler <hws@denx.de> Reviewed-by: Simon Glass <sjg@chromium.org> Reviewed-by: Rick Chen <rick@andestech.com>
This commit is contained in:
parent
c5219c4a18
commit
5075bf28d6
1 changed files with 0 additions and 22 deletions
|
@ -500,25 +500,3 @@ software_interrupt:
|
|||
bal do_interruption
|
||||
|
||||
.align 5
|
||||
|
||||
/*
|
||||
* void reset_cpu(ulong addr);
|
||||
* $r0: input address to jump to
|
||||
*/
|
||||
.globl reset_cpu
|
||||
reset_cpu:
|
||||
/* No need to disable MMU because we never enable it */
|
||||
|
||||
bal invalidate_icac
|
||||
bal invalidate_dcac
|
||||
mfsr $p0, $MMU_CFG
|
||||
andi $p0, $p0, 0x3 ! MMPS
|
||||
li $p1, 0x2 ! TLB MMU
|
||||
bne $p0, $p1, 1f
|
||||
tlbop flushall ! Flush TLB
|
||||
1:
|
||||
mfsr $p0, MR_CAC_CTL ! Get the $CACHE_CTL reg
|
||||
li $p1, DIS_DCAC
|
||||
and $p0, $p0, $p1 ! Clear the DC_EN bit
|
||||
mtsr $p0, MR_CAC_CTL ! Write back the $CACHE_CTL reg
|
||||
br $r0 ! Jump to the input address
|
||||
|
|
Loading…
Reference in a new issue