mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-10 15:14:43 +00:00
x86: pch9: Implement get_io_base op
IO_BASE is only seen on PCH9 device, implement the get_io_base op. Signed-off-by: Bin Meng <bmeng.cn@gmail.com> Reviewed-by: Simon Glass <sjg@chromium.org> Tested-by: Simon Glass <sjg@chromium.org>
This commit is contained in:
parent
79d4eb627c
commit
4f106bc8be
1 changed files with 17 additions and 0 deletions
|
@ -9,6 +9,7 @@
|
|||
#include <pch.h>
|
||||
|
||||
#define GPIO_BASE 0x48
|
||||
#define IO_BASE 0x4c
|
||||
#define SBASE_ADDR 0x54
|
||||
|
||||
static int pch9_get_spi_base(struct udevice *dev, ulong *sbasep)
|
||||
|
@ -52,9 +53,25 @@ static int pch9_get_gpio_base(struct udevice *dev, u32 *gbasep)
|
|||
return 0;
|
||||
}
|
||||
|
||||
static int pch9_get_io_base(struct udevice *dev, u32 *iobasep)
|
||||
{
|
||||
u32 base;
|
||||
|
||||
dm_pci_read_config32(dev, IO_BASE, &base);
|
||||
if (base == 0x00000000 || base == 0xffffffff) {
|
||||
debug("%s: unexpected BASE value\n", __func__);
|
||||
return -ENODEV;
|
||||
}
|
||||
|
||||
*iobasep = base & 1 ? base & ~3 : base & ~15;
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
static const struct pch_ops pch9_ops = {
|
||||
.get_spi_base = pch9_get_spi_base,
|
||||
.get_gpio_base = pch9_get_gpio_base,
|
||||
.get_io_base = pch9_get_io_base,
|
||||
};
|
||||
|
||||
static const struct udevice_id pch9_ids[] = {
|
||||
|
|
Loading…
Reference in a new issue