mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-10 23:24:38 +00:00
ppc/km/tegr1: support second localbus clock signal
On kmtegr1 we have to specify the second localbus clock signal also instead of using the default for our ppc 8309 boards. Signed-off-by: Holger Brunck <holger.brunck@ch.abb.com> Reviewed-by: Priyanka Jain <priyanka.jain@nxp.com> CC: Priyanka Jain <priyanka.jain@nxp.com> CC: Valentin Longchamp <valentin.longchamp@ch.abb.com>
This commit is contained in:
parent
c0912f9bbf
commit
4d4880086a
2 changed files with 19 additions and 0 deletions
|
@ -22,6 +22,7 @@
|
|||
* System IO Config
|
||||
*/
|
||||
/* 0x14000180 SICR_1 */
|
||||
#ifndef CONFIG_SYS_SICRL
|
||||
#define CONFIG_SYS_SICRL (0 \
|
||||
| SICR_1_UART1_UART1RTS \
|
||||
| SICR_1_I2C_CKSTOP \
|
||||
|
@ -38,6 +39,7 @@
|
|||
| SICR_1_FEC1_FEC1 \
|
||||
| SICR_1_FEC2_FEC2 \
|
||||
)
|
||||
#endif
|
||||
|
||||
/* 0x00080400 SICR_2 */
|
||||
#define CONFIG_SYS_SICRH (0 \
|
||||
|
|
|
@ -30,6 +30,23 @@
|
|||
#define CONFIG_SYS_MAX_NAND_DEVICE 1
|
||||
#define NAND_MAX_CHIPS 1
|
||||
|
||||
#define CONFIG_SYS_SICRL (0 \
|
||||
| SICR_1_UART1_UART1RTS \
|
||||
| SICR_1_I2C_CKSTOP \
|
||||
| SICR_1_IRQ_A_IRQ \
|
||||
| SICR_1_IRQ_B_IRQ \
|
||||
| SICR_1_GPIO_A_GPIO \
|
||||
| SICR_1_GPIO_B_GPIO \
|
||||
| SICR_1_GPIO_C_GPIO \
|
||||
| SICR_1_GPIO_D_GPIO \
|
||||
| SICR_1_GPIO_E_LCS \
|
||||
| SICR_1_GPIO_F_GPIO \
|
||||
| SICR_1_USB_A_UART2S \
|
||||
| SICR_1_USB_B_UART2RTS \
|
||||
| SICR_1_FEC1_FEC1 \
|
||||
| SICR_1_FEC2_FEC2 \
|
||||
)
|
||||
|
||||
/* include common defines/options for all Keymile boards */
|
||||
#include "km/keymile-common.h"
|
||||
#include "km/km-powerpc.h"
|
||||
|
|
Loading…
Reference in a new issue