mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-26 06:30:39 +00:00
ppc: Conditionally compile bat_rw.c
Only a few PPC boards actually use the common BAT manipulation functions, so only compile it for them. Signed-off-by: Peter Tyser <ptyser@xes-inc.com>
This commit is contained in:
parent
812493ad87
commit
4bbfd3e279
7 changed files with 7 additions and 1 deletions
|
@ -30,7 +30,7 @@ SOBJS-y += ppcstring.o
|
|||
SOBJS-y += ticks.o
|
||||
SOBJS-y += reloc.o
|
||||
|
||||
COBJS-y += bat_rw.o
|
||||
COBJS-$(CONFIG_BAT_RW) += bat_rw.o
|
||||
COBJS-y += board.o
|
||||
COBJS-y += bootm.o
|
||||
COBJS-$(CONFIG_BOOTCOUNT_LIMIT) += bootcount.o
|
||||
|
|
|
@ -31,6 +31,7 @@
|
|||
#define CONFIG_MPC8220 1
|
||||
#define CONFIG_ALASKA8220 1 /* ... on Alaska board */
|
||||
|
||||
#define CONFIG_BAT_RW 1 /* Use common BAT rw code */
|
||||
#define CONFIG_HIGH_BATS 1 /* High BATs supported */
|
||||
|
||||
/* Input clock running at 30Mhz, read Hid1 for the CPU multiplier to
|
||||
|
|
|
@ -53,6 +53,7 @@
|
|||
#define CONFIG_ENV_OVERWRITE
|
||||
#define CONFIG_INTERRUPTS /* enable pci, srio, ddr interrupts */
|
||||
|
||||
#define CONFIG_BAT_RW 1 /* Use common BAT rw code */
|
||||
#define CONFIG_HIGH_BATS 1 /* High BATs supported & enabled */
|
||||
#define CONFIG_ALTIVEC 1
|
||||
|
||||
|
|
|
@ -68,6 +68,7 @@
|
|||
#define CONFIG_TSEC_ENET /* tsec ethernet support */
|
||||
#define CONFIG_ENV_OVERWRITE
|
||||
|
||||
#define CONFIG_BAT_RW 1 /* Use common BAT rw code */
|
||||
#define CONFIG_HIGH_BATS 1 /* High BATs supported and enabled */
|
||||
#define CONFIG_SYS_NUM_ADDR_MAP 8 /* Number of addr map slots = 8 dbats */
|
||||
|
||||
|
|
|
@ -36,6 +36,7 @@
|
|||
#define CONFIG_SYS_BOARD_NAME "XPedite5170"
|
||||
#define CONFIG_LINUX_RESET_VEC 0x100 /* Reset vector used by Linux */
|
||||
#define CONFIG_BOARD_EARLY_INIT_R /* Call board_pre_init */
|
||||
#define CONFIG_BAT_RW 1 /* Use common BAT rw code */
|
||||
#define CONFIG_HIGH_BATS 1 /* High BATs supported and enabled */
|
||||
#define CONFIG_ALTIVEC 1
|
||||
|
||||
|
|
|
@ -31,6 +31,7 @@
|
|||
#define CONFIG_MPC8220 1
|
||||
#define CONFIG_YUKON8220 1 /* ... on Yukon board */
|
||||
|
||||
#define CONFIG_BAT_RW 1 /* Use common BAT rw code */
|
||||
#define CONFIG_HIGH_BATS 1 /* High BATs supported */
|
||||
|
||||
/* Input clock running at 30Mhz, read Hid1 for the CPU multiplier to
|
||||
|
|
|
@ -64,6 +64,7 @@
|
|||
#define CONFIG_TSEC_ENET /* tsec ethernet support */
|
||||
#define CONFIG_ENV_OVERWRITE
|
||||
|
||||
#define CONFIG_BAT_RW 1 /* Use common BAT rw code */
|
||||
#define CONFIG_HIGH_BATS 1 /* High BATs supported and enabled */
|
||||
|
||||
#undef CONFIG_SPD_EEPROM /* Do not use SPD EEPROM for DDR setup*/
|
||||
|
|
Loading…
Reference in a new issue