mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-28 07:31:15 +00:00
MIPS: cache: remove config option CONFIG_SYS_MIPS_CACHE_MODE
Caches should be configured to mode CONF_CM_CACHABLE_NONCOHERENT (or CONF_CM_CACHABLE_COW when a CM is available). There is no need to make this configurable. Signed-off-by: Daniel Schwierzeck <daniel.schwierzeck@gmail.com>
This commit is contained in:
parent
5ef337a037
commit
46203baf66
5 changed files with 1 additions and 26 deletions
14
README
14
README
|
@ -528,20 +528,6 @@ The following options need to be configured:
|
|||
pointer. This is needed for the temporary stack before
|
||||
relocation.
|
||||
|
||||
CONFIG_SYS_MIPS_CACHE_MODE
|
||||
|
||||
Cache operation mode for the MIPS CPU.
|
||||
See also arch/mips/include/asm/mipsregs.h.
|
||||
Possible values are:
|
||||
CONF_CM_CACHABLE_NO_WA
|
||||
CONF_CM_CACHABLE_WA
|
||||
CONF_CM_UNCACHED
|
||||
CONF_CM_CACHABLE_NONCOHERENT
|
||||
CONF_CM_CACHABLE_CE
|
||||
CONF_CM_CACHABLE_COW
|
||||
CONF_CM_CACHABLE_CUW
|
||||
CONF_CM_CACHABLE_ACCELERATED
|
||||
|
||||
CONFIG_XWAY_SWAP_BYTES
|
||||
|
||||
Enable compilation of tools/xway-swap-bytes needed for Lantiq
|
||||
|
|
|
@ -14,10 +14,6 @@
|
|||
#include <asm/cacheops.h>
|
||||
#include <asm/cm.h>
|
||||
|
||||
#ifndef CONFIG_SYS_MIPS_CACHE_MODE
|
||||
#define CONFIG_SYS_MIPS_CACHE_MODE CONF_CM_CACHABLE_NONCOHERENT
|
||||
#endif
|
||||
|
||||
.macro f_fill64 dst, offset, val
|
||||
LONG_S \val, (\offset + 0 * LONGSIZE)(\dst)
|
||||
LONG_S \val, (\offset + 1 * LONGSIZE)(\dst)
|
||||
|
@ -331,7 +327,7 @@ l1_init:
|
|||
and t0, t0, t1
|
||||
PTR_LI t1, CKSEG1
|
||||
or t0, t0, t1
|
||||
li a0, CONFIG_SYS_MIPS_CACHE_MODE
|
||||
li a0, CONF_CM_CACHABLE_NONCOHERENT
|
||||
jalr.hb t0
|
||||
|
||||
/*
|
||||
|
|
|
@ -19,9 +19,6 @@
|
|||
/* CPU Timer rate */
|
||||
#define CONFIG_SYS_MIPS_TIMER_FREQ 50000000
|
||||
|
||||
/* Cache Configuration */
|
||||
#define CONFIG_SYS_MIPS_CACHE_MODE CONF_CM_CACHABLE_NONCOHERENT
|
||||
|
||||
/*----------------------------------------------------------------------
|
||||
* Memory Layout
|
||||
*/
|
||||
|
|
|
@ -16,9 +16,6 @@
|
|||
/* CPU Timer rate */
|
||||
#define CONFIG_SYS_MIPS_TIMER_FREQ 100000000
|
||||
|
||||
/* Cache Configuration */
|
||||
#define CONFIG_SYS_MIPS_CACHE_MODE CONF_CM_CACHABLE_NONCOHERENT
|
||||
|
||||
/*----------------------------------------------------------------------
|
||||
* Memory Layout
|
||||
*/
|
||||
|
|
|
@ -3424,7 +3424,6 @@ CONFIG_SYS_MEM_TOP_HIDE
|
|||
CONFIG_SYS_MFD
|
||||
CONFIG_SYS_MHZ
|
||||
CONFIG_SYS_MII_MODE
|
||||
CONFIG_SYS_MIPS_CACHE_MODE
|
||||
CONFIG_SYS_MIPS_TIMER_FREQ
|
||||
CONFIG_SYS_MMCSD_FS_BOOT_PARTITION
|
||||
CONFIG_SYS_MMCSD_RAW_MODE_ARGS_SECTOR
|
||||
|
|
Loading…
Reference in a new issue