mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-10 23:24:38 +00:00
Adjust configuration of XENIAX board
(chip select and GPIO required for USB operation)
This commit is contained in:
parent
3e0bc4473a
commit
452f67407b
2 changed files with 6 additions and 3 deletions
|
@ -2,6 +2,9 @@
|
|||
Changes for U-Boot 1.1.3:
|
||||
======================================================================
|
||||
|
||||
* Adjust configuration of XENIAX board
|
||||
(chip select and GPIO required for USB operation)
|
||||
|
||||
* Fix typos in cpu/85xx/start.S which caused DataTLB exception to be
|
||||
routed to the Watchdog handler
|
||||
Patch by Eugene Surovegin, 18 Jun 2005
|
||||
|
|
|
@ -236,7 +236,7 @@
|
|||
* GP30 == SDATA_OUT is 0
|
||||
* GP81 == NSSPCLK is 0
|
||||
*/
|
||||
#define CFG_GPCR0_VAL 0x40C31868
|
||||
#define CFG_GPCR0_VAL 0x40C31848
|
||||
#define CFG_GPCR1_VAL 0x00000000
|
||||
#define CFG_GPCR2_VAL 0x00020000
|
||||
|
||||
|
@ -455,10 +455,10 @@
|
|||
* [14:12] 010 - RRR2: CS deselect to CS time: 2*(2*MemClk) = 40 ns
|
||||
* [11:08] 0010 - RDN2: Address to data valid in bursts: (2+1)*MemClk = 30 ns
|
||||
* [07:04] 0110 - RDF2: Address for first access: (6+1)*MemClk = 70 ns
|
||||
* [03] 0 - 32 Bit bus width
|
||||
* [03] 1 - 16 Bit bus width
|
||||
* [02:00] 100 - variable latency I/O
|
||||
*/
|
||||
#define CFG_MSC1_VAL 0x1224A264
|
||||
#define CFG_MSC1_VAL 0x1224A26C
|
||||
|
||||
/* This is the configuration for nCS4/5 -> LAN
|
||||
* configuration for nCS5:
|
||||
|
|
Loading…
Reference in a new issue