mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-10 23:24:38 +00:00
85xx/86xx: Rename ext_refrec to timing_cfg_3 to match docs
All the 85xx and 86xx UM describe the register as timing_cfg_3 not as ext_refrec. Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
This commit is contained in:
parent
ef7d30b143
commit
45239cf415
10 changed files with 13 additions and 13 deletions
|
@ -192,7 +192,7 @@ long int fixed_sdram(void)
|
|||
ddr->cs0_bnds = 0x0000001f;
|
||||
ddr->cs0_config = 0x80010202;
|
||||
|
||||
ddr->ext_refrec = 0x00000000;
|
||||
ddr->timing_cfg_3 = 0x00000000;
|
||||
ddr->timing_cfg_0 = 0x00260802;
|
||||
ddr->timing_cfg_1 = 0x3935d322;
|
||||
ddr->timing_cfg_2 = 0x14904cc8;
|
||||
|
|
|
@ -130,7 +130,7 @@ fixed_sdram(void)
|
|||
|
||||
ddr->cs0_bnds = CFG_DDR_CS0_BNDS;
|
||||
ddr->cs0_config = CFG_DDR_CS0_CONFIG;
|
||||
ddr->ext_refrec = CFG_DDR_EXT_REFRESH;
|
||||
ddr->timing_cfg_3 = CFG_DDR_TIMING_3;
|
||||
ddr->timing_cfg_0 = CFG_DDR_TIMING_0;
|
||||
ddr->timing_cfg_1 = CFG_DDR_TIMING_1;
|
||||
ddr->timing_cfg_2 = CFG_DDR_TIMING_2;
|
||||
|
|
|
@ -299,7 +299,7 @@ long int fixed_sdram (void)
|
|||
ddr->cs1_config = 0x80010101;
|
||||
ddr->cs2_config = 0x00000000;
|
||||
ddr->cs3_config = 0x00000000;
|
||||
ddr->ext_refrec = 0x00000000;
|
||||
ddr->timing_cfg_3 = 0x00000000;
|
||||
ddr->timing_cfg_0 = 0x00220802;
|
||||
ddr->timing_cfg_1 = 0x38377322;
|
||||
ddr->timing_cfg_2 = 0x0fa044C7;
|
||||
|
|
|
@ -135,7 +135,7 @@ long int fixed_sdram (void)
|
|||
ddr->cs1_config = CFG_DDR_CS1_CONFIG;
|
||||
ddr->cs2_config = CFG_DDR_CS2_CONFIG;
|
||||
ddr->cs3_config = CFG_DDR_CS3_CONFIG;
|
||||
ddr->ext_refrec = CFG_DDR_EXT_REFRESH;
|
||||
ddr->timing_cfg_3 = CFG_DDR_TIMING_3;
|
||||
ddr->timing_cfg_0 = CFG_DDR_TIMING_0;
|
||||
ddr->timing_cfg_1 = CFG_DDR_TIMING_1;
|
||||
ddr->timing_cfg_2 = CFG_DDR_TIMING_2;
|
||||
|
@ -166,7 +166,7 @@ long int fixed_sdram (void)
|
|||
ddr->cs1_config = CFG_DDR2_CS1_CONFIG;
|
||||
ddr->cs2_config = CFG_DDR2_CS2_CONFIG;
|
||||
ddr->cs3_config = CFG_DDR2_CS3_CONFIG;
|
||||
ddr->ext_refrec = CFG_DDR2_EXT_REFRESH;
|
||||
ddr->timing_cfg_3 = CFG_DDR2_EXT_REFRESH;
|
||||
ddr->timing_cfg_0 = CFG_DDR2_TIMING_0;
|
||||
ddr->timing_cfg_1 = CFG_DDR2_TIMING_1;
|
||||
ddr->timing_cfg_2 = CFG_DDR2_TIMING_2;
|
||||
|
|
|
@ -610,8 +610,8 @@ spd_sdram(void)
|
|||
/*
|
||||
* Sneak in some Extended Refresh Recovery.
|
||||
*/
|
||||
ddr->ext_refrec = (trfc_high << 16);
|
||||
debug("DDR: ext_refrec = 0x%08x\n", ddr->ext_refrec);
|
||||
ddr->timing_cfg_3 = (trfc_high << 16);
|
||||
debug("DDR: timing_cfg_3 = 0x%08x\n", ddr->timing_cfg_3);
|
||||
|
||||
ddr->timing_cfg_1 =
|
||||
(0
|
||||
|
|
|
@ -644,8 +644,8 @@ spd_init(unsigned char i2c_address, unsigned int ddr_num,
|
|||
/*
|
||||
* Sneak in some Extended Refresh Recovery.
|
||||
*/
|
||||
ddr->ext_refrec = (trfc_high << 16);
|
||||
debug("DDR: ext_refrec = 0x%08x\n", ddr->ext_refrec);
|
||||
ddr->timing_cfg_3 = (trfc_high << 16);
|
||||
debug("DDR: timing_cfg_3 = 0x%08x\n", ddr->timing_cfg_3);
|
||||
|
||||
ddr->timing_cfg_1 =
|
||||
(0
|
||||
|
|
|
@ -92,7 +92,7 @@ typedef struct ccsr_ddr {
|
|||
uint cs2_config_2; /* 0x20c8 - DDR Chip Select Configuration 2 */
|
||||
uint cs3_config_2; /* 0x20cc - DDR Chip Select Configuration 2 */
|
||||
char res5[48];
|
||||
uint ext_refrec; /* 0x2100 - DDR SDRAM Extended Refresh Recovery */
|
||||
uint timing_cfg_3; /* 0x2100 - DDR SDRAM Timing Configuration Register 3 */
|
||||
uint timing_cfg_0; /* 0x2104 - DDR SDRAM Timing Configuration Register 0 */
|
||||
uint timing_cfg_1; /* 0x2108 - DDR SDRAM Timing Configuration Register 1 */
|
||||
uint timing_cfg_2; /* 0x210c - DDR SDRAM Timing Configuration Register 2 */
|
||||
|
|
|
@ -109,7 +109,7 @@ typedef struct ccsr_ddr {
|
|||
uint cs4_config; /* 0x2090 - DDR Chip Select Configuration */
|
||||
uint cs5_config; /* 0x2094 - DDR Chip Select Configuration */
|
||||
char res7[104];
|
||||
uint ext_refrec; /* 0x2100 - DDR SDRAM extended refresh recovery */
|
||||
uint timing_cfg_3; /* 0x2100 - DDR SDRAM Timing Configuration Register 3 */
|
||||
uint timing_cfg_0; /* 0x2104 - DDR SDRAM Timing Configuration Register 0 */
|
||||
uint timing_cfg_1; /* 0x2108 - DDR SDRAM Timing Configuration Register 1 */
|
||||
uint timing_cfg_2; /* 0x210c - DDR SDRAM Timing Configuration Register 2 */
|
||||
|
|
|
@ -114,7 +114,7 @@
|
|||
#if 0 /* TODO */
|
||||
#define CFG_DDR_CS0_BNDS 0x0000000F
|
||||
#define CFG_DDR_CS0_CONFIG 0x80010202 /* Enable, no interleaving */
|
||||
#define CFG_DDR_EXT_REFRESH 0x00000000
|
||||
#define CFG_DDR_TIMING_3 0x00000000
|
||||
#define CFG_DDR_TIMING_0 0x00260802
|
||||
#define CFG_DDR_TIMING_1 0x3935d322
|
||||
#define CFG_DDR_TIMING_2 0x14904cc8
|
||||
|
|
|
@ -136,7 +136,7 @@
|
|||
#define CFG_DDR_CS1_CONFIG 0x00000000
|
||||
#define CFG_DDR_CS2_CONFIG 0x00000000
|
||||
#define CFG_DDR_CS3_CONFIG 0x00000000
|
||||
#define CFG_DDR_EXT_REFRESH 0x00000000
|
||||
#define CFG_DDR_TIMING_3 0x00000000
|
||||
#define CFG_DDR_TIMING_0 0x00220802
|
||||
#define CFG_DDR_TIMING_1 0x38377322
|
||||
#define CFG_DDR_TIMING_2 0x002040c7
|
||||
|
|
Loading…
Reference in a new issue