mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-28 07:31:15 +00:00
global: Migrate CONFIG_SMP_PEN_ADDR to CFG
Perform a simple rename of CONFIG_SMP_PEN_ADDR to CFG_SMP_PEN_ADDR Signed-off-by: Tom Rini <trini@konsulko.com>
This commit is contained in:
parent
59f3a09a6c
commit
3e204427c8
7 changed files with 9 additions and 9 deletions
|
@ -205,11 +205,11 @@ ENTRY(_nonsec_init)
|
|||
bx lr
|
||||
ENDPROC(_nonsec_init)
|
||||
|
||||
#ifdef CONFIG_SMP_PEN_ADDR
|
||||
#ifdef CFG_SMP_PEN_ADDR
|
||||
/* void __weak smp_waitloop(unsigned previous_address); */
|
||||
WEAK(smp_waitloop)
|
||||
wfi
|
||||
ldr r1, =CONFIG_SMP_PEN_ADDR @ load start address
|
||||
ldr r1, =CFG_SMP_PEN_ADDR @ load start address
|
||||
ldr r1, [r1]
|
||||
#ifdef CONFIG_PEN_ADDR_BIG_ENDIAN
|
||||
rev r1, r1
|
||||
|
|
|
@ -112,10 +112,10 @@ int checkboard(void)
|
|||
}
|
||||
#endif
|
||||
|
||||
#ifdef CONFIG_SMP_PEN_ADDR
|
||||
#ifdef CFG_SMP_PEN_ADDR
|
||||
void smp_set_core_boot_addr(unsigned long addr, int corenr)
|
||||
{
|
||||
writel(addr, CONFIG_SMP_PEN_ADDR);
|
||||
writel(addr, CFG_SMP_PEN_ADDR);
|
||||
|
||||
/* make sure this write is really executed */
|
||||
__asm__ volatile ("dsb\n");
|
||||
|
|
|
@ -16,7 +16,7 @@
|
|||
|
||||
/* Miscellaneous configurable options */
|
||||
|
||||
#define CONFIG_SMP_PEN_ADDR 0x02020000
|
||||
#define CFG_SMP_PEN_ADDR 0x02020000
|
||||
|
||||
/* The PERIPHBASE in the CBAR register is wrong on the Arndale, so override it */
|
||||
#define CFG_ARM_GIC_BASE_ADDRESS 0x10480000
|
||||
|
|
|
@ -158,7 +158,7 @@
|
|||
{1, {I2C_NULL_HOP} }, \
|
||||
}
|
||||
|
||||
#define CONFIG_SMP_PEN_ADDR 0x01ee0200
|
||||
#define CFG_SMP_PEN_ADDR 0x01ee0200
|
||||
|
||||
#define HWCONFIG_BUFFER_SIZE 256
|
||||
|
||||
|
|
|
@ -68,7 +68,7 @@
|
|||
|
||||
#define FSL_PCIE_COMPAT "fsl,ls1021a-pcie"
|
||||
|
||||
#define CONFIG_SMP_PEN_ADDR 0x01ee0200
|
||||
#define CFG_SMP_PEN_ADDR 0x01ee0200
|
||||
|
||||
#define HWCONFIG_BUFFER_SIZE 256
|
||||
|
||||
|
|
|
@ -242,7 +242,7 @@
|
|||
* MMC
|
||||
*/
|
||||
|
||||
#define CONFIG_SMP_PEN_ADDR 0x01ee0200
|
||||
#define CFG_SMP_PEN_ADDR 0x01ee0200
|
||||
|
||||
#define HWCONFIG_BUFFER_SIZE 256
|
||||
|
||||
|
|
|
@ -133,7 +133,7 @@
|
|||
|
||||
/* GPIO */
|
||||
|
||||
#define CONFIG_SMP_PEN_ADDR 0x01ee0200
|
||||
#define CFG_SMP_PEN_ADDR 0x01ee0200
|
||||
|
||||
#define HWCONFIG_BUFFER_SIZE 256
|
||||
|
||||
|
|
Loading…
Reference in a new issue