Mirrors/u-boot
2
0
Fork 0
mirror of https://github.com/AsahiLinux/u-boot synced 2024-11-25 06:00:43 +00:00
Code Issues Projects Releases Packages Wiki Activity

arm: dts: k3-j7200-r5-common-proc-board: Set parent clock for clock ID 323

Browse source 
Previously, dynamic frequency scaling supported rates only through fixed
divison.

This virtual clock mux configuration enables more varied rates on A72
clock ID 202 by setting up the required register.

Reviewed-by: Udit Kumar <u-kumar1@ti.com>
Signed-off-by: Apurva Nandan <a-nandan@ti.com>
Signed-off-by: Reid Tonking <reidt@ti.com>
This commit is contained in:
Reid Tonking 2023-12-07 10:52:11 -06:00 committed by Tom Rini
parent 9fc5e19c2e
commit 3d6cb03905
1 changed files with 2 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

3
arch/arm/dts/k3-j7200-r5-common-proc-board.dts
View file

@ -24,7 +24,8 @@
<&k3_pds 4 TI_SCI_PD_EXCLUSIVE>; <&k3_pds 4 TI_SCI_PD_EXCLUSIVE>;
resets = <&k3_reset 202 0>; resets = <&k3_reset 202 0>;
clocks = <&k3_clks 61 1>; clocks = <&k3_clks 61 1>;
assigned-clocks = <&k3_clks 202 2>, <&k3_clks 61 1>; assigned-clocks = <&k3_clks 202 2>, <&k3_clks 61 1>, <&k3_clks 323 0>;
assigned-clock-parents= <0>, <0>, <&k3_clks 323 2>;
assigned-clock-rates = <2000000000>, <200000000>; assigned-clock-rates = <2000000000>, <200000000>;
ti,sci = <&dmsc>; ti,sci = <&dmsc>;
ti,sci-proc-id = <32>; ti,sci-proc-id = <32>;