mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-29 08:01:08 +00:00
powerpc/p4080: Add new CPC register - HDBCR0
Manual was updated to add a new register for disabling CDQ speculation. Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
This commit is contained in:
parent
1bf8e9fd74
commit
3c6a22b962
1 changed files with 4 additions and 1 deletions
|
@ -1589,7 +1589,9 @@ typedef struct cpc_corenet {
|
||||||
u32 cpcerreaddr; /* error extended address */
|
u32 cpcerreaddr; /* error extended address */
|
||||||
u32 cpcerraddr; /* error address */
|
u32 cpcerraddr; /* error address */
|
||||||
u32 cpcerrctl; /* error control */
|
u32 cpcerrctl; /* error control */
|
||||||
u32 res9[105]; /* pad out to 4k */
|
u32 res9[41]; /* pad out to 4k */
|
||||||
|
u32 cpchdbcr0; /* hardware debug control register 0 */
|
||||||
|
u32 res10[63]; /* pad out to 4k */
|
||||||
} cpc_corenet_t;
|
} cpc_corenet_t;
|
||||||
|
|
||||||
#define CPC_CSR0_CE 0x80000000 /* Cache Enable */
|
#define CPC_CSR0_CE 0x80000000 /* Cache Enable */
|
||||||
|
@ -1616,6 +1618,7 @@ typedef struct cpc_corenet {
|
||||||
#define CPC_SRCR0_SRAMSZ_32_WAY 0x0000000a
|
#define CPC_SRCR0_SRAMSZ_32_WAY 0x0000000a
|
||||||
#define CPC_SRCR0_SRAMEN 0x00000001
|
#define CPC_SRCR0_SRAMEN 0x00000001
|
||||||
#define CPC_ERRDIS_TMHITDIS 0x00000080 /* multi-way hit disable */
|
#define CPC_ERRDIS_TMHITDIS 0x00000080 /* multi-way hit disable */
|
||||||
|
#define CPC_HDBCR0_CDQ_SPEC_DIS 0x08000000
|
||||||
#endif /* CONFIG_SYS_FSL_CPC */
|
#endif /* CONFIG_SYS_FSL_CPC */
|
||||||
|
|
||||||
/* Global Utilities Block */
|
/* Global Utilities Block */
|
||||||
|
|
Loading…
Reference in a new issue