Finish converting CONFIG_WATCHDOG, HW_WATCHDOG and WDT to Kconfig

Because of how these symbols work, and the remaining board config.h file
uses, we need to do these at the same time.  In some cases we just get
to move rather directly to the defconfigs.  A few cases require manual
intervention.

For the case of the eb_cpu5282 we need to select HW_WATCHDOG for the
target, given how it's implemented.

For the cases of m53menlo, dh_imx6, display5, and display5_factory we
disable SPL watchdog support as the particular combination of options
they want would require either more symbols or enabling SPL_DM.

Signed-off-by: Tom Rini <trini@konsulko.com>
This commit is contained in:
Tom Rini 2021-12-12 22:12:27 -05:00
parent 954a2f8177
commit 3847ba94f0
32 changed files with 5 additions and 67 deletions

14
README
View file

@ -639,20 +639,6 @@ The following options need to be configured:
example "env grep" and "setexpr". example "env grep" and "setexpr".
- Watchdog: - Watchdog:
CONFIG_WATCHDOG
If this variable is defined, it enables watchdog
support for the SoC. There must be support in the SoC
specific code for a watchdog. For the 8xx
CPUs, the SIU Watchdog feature is enabled in the SYPCR
register. When supported for a specific SoC is
available, then no further board specific code should
be needed to use it.
CONFIG_HW_WATCHDOG
When using a watchdog circuitry external to the used
SoC, then define this variable and provide board
specific code for the "hw_watchdog_reset" function.
CONFIG_SYS_WATCHDOG_FREQ CONFIG_SYS_WATCHDOG_FREQ
Some platforms automatically call WATCHDOG_RESET() Some platforms automatically call WATCHDOG_RESET()
from the timer interrupt handler every from the timer interrupt handler every

View file

@ -128,6 +128,7 @@ config TARGET_COBRA5272
config TARGET_EB_CPU5282 config TARGET_EB_CPU5282
bool "Support eb_cpu5282" bool "Support eb_cpu5282"
select M5282 select M5282
select HW_WATCHDOG
config TARGET_M5208EVBE config TARGET_M5208EVBE
bool "Support M5208EVBE" bool "Support M5208EVBE"

View file

@ -327,8 +327,10 @@ void board_init_f(ulong dummy)
displ5_set_iomux_misc_spl(); displ5_set_iomux_misc_spl();
/* Initialize and reset WDT in SPL */ /* Initialize and reset WDT in SPL */
#ifdef CONFIG_SPL_WATCHDOG
hw_watchdog_init(); hw_watchdog_init();
WATCHDOG_RESET(); WATCHDOG_RESET();
#endif
/* load/boot image from boot device */ /* load/boot image from boot device */
board_init_r(NULL, 0); board_init_r(NULL, 0);

View file

@ -40,3 +40,4 @@ CONFIG_SYS_FLASH_USE_BUFFER_WRITE=y
CONFIG_SYS_FLASH_PROTECTION=y CONFIG_SYS_FLASH_PROTECTION=y
CONFIG_SYS_FLASH_CFI=y CONFIG_SYS_FLASH_CFI=y
CONFIG_MCFUART=y CONFIG_MCFUART=y
CONFIG_WATCHDOG=y

View file

@ -37,7 +37,6 @@ CONFIG_BOOTDELAY=3
CONFIG_SYS_CONSOLE_OVERWRITE_ROUTINE=y CONFIG_SYS_CONSOLE_OVERWRITE_ROUTINE=y
CONFIG_SPL_SPI_LOAD=y CONFIG_SPL_SPI_LOAD=y
CONFIG_SYS_SPI_U_BOOT_OFFS=0x11400 CONFIG_SYS_SPI_U_BOOT_OFFS=0x11400
CONFIG_SPL_WATCHDOG=y
CONFIG_CMD_MEMTEST=y CONFIG_CMD_MEMTEST=y
CONFIG_CMD_UNZIP=y CONFIG_CMD_UNZIP=y
CONFIG_CMD_DFU=y CONFIG_CMD_DFU=y

View file

@ -45,7 +45,6 @@ CONFIG_SPL_I2C=y
CONFIG_SPL_OS_BOOT=y CONFIG_SPL_OS_BOOT=y
CONFIG_SPL_SPI_LOAD=y CONFIG_SPL_SPI_LOAD=y
CONFIG_SYS_SPI_U_BOOT_OFFS=0x20000 CONFIG_SYS_SPI_U_BOOT_OFFS=0x20000
CONFIG_SPL_WATCHDOG=y
CONFIG_HUSH_PARSER=y CONFIG_HUSH_PARSER=y
CONFIG_SYS_PROMPT="display5 > " CONFIG_SYS_PROMPT="display5 > "
CONFIG_CMD_BOOTZ=y CONFIG_CMD_BOOTZ=y

View file

@ -43,7 +43,6 @@ CONFIG_SYS_SPI_U_BOOT_OFFS=0x20000
CONFIG_SPL_USB_HOST=y CONFIG_SPL_USB_HOST=y
CONFIG_SPL_USB_GADGET=y CONFIG_SPL_USB_GADGET=y
CONFIG_SPL_USB_SDP_SUPPORT=y CONFIG_SPL_USB_SDP_SUPPORT=y
CONFIG_SPL_WATCHDOG=y
CONFIG_HUSH_PARSER=y CONFIG_HUSH_PARSER=y
CONFIG_SYS_PROMPT="display5 factory > " CONFIG_SYS_PROMPT="display5 factory > "
CONFIG_CMD_BOOTZ=y CONFIG_CMD_BOOTZ=y

View file

@ -199,4 +199,5 @@ CONFIG_TSEC_ENET=y
# CONFIG_PCI is not set # CONFIG_PCI is not set
CONFIG_RTC_PCF8563=y CONFIG_RTC_PCF8563=y
CONFIG_SYS_NS16550=y CONFIG_SYS_NS16550=y
CONFIG_WATCHDOG=y
CONFIG_OF_LIBFDT=y CONFIG_OF_LIBFDT=y

View file

@ -36,7 +36,6 @@ CONFIG_PREBOOT="run try_bootscript"
CONFIG_BOARD_LATE_INIT=y CONFIG_BOARD_LATE_INIT=y
CONFIG_SPL_BOARD_INIT=y CONFIG_SPL_BOARD_INIT=y
CONFIG_SPL_NAND_SUPPORT=y CONFIG_SPL_NAND_SUPPORT=y
CONFIG_SPL_WATCHDOG=y
CONFIG_HUSH_PARSER=y CONFIG_HUSH_PARSER=y
CONFIG_CMD_ASKENV=y CONFIG_CMD_ASKENV=y
CONFIG_CMD_GREPENV=y CONFIG_CMD_GREPENV=y

View file

@ -15,7 +15,6 @@
*/ */
#define CONFIG_SYS_UART_PORT (0) #define CONFIG_SYS_UART_PORT (0)
#undef CONFIG_WATCHDOG
#define CONFIG_WATCHDOG_TIMEOUT 5000 #define CONFIG_WATCHDOG_TIMEOUT 5000
#ifdef CONFIG_MCFFEC #ifdef CONFIG_MCFFEC

View file

@ -20,7 +20,6 @@
#define CONFIG_SYS_UART_PORT (0) #define CONFIG_SYS_UART_PORT (0)
#undef CONFIG_WATCHDOG
#define CONFIG_WATCHDOG_TIMEOUT 5000 /* timeout in milliseconds, max timeout is 6.71sec */ #define CONFIG_WATCHDOG_TIMEOUT 5000 /* timeout in milliseconds, max timeout is 6.71sec */
/* /*

View file

@ -21,8 +21,6 @@
#define CONFIG_SYS_UART_PORT (0) #define CONFIG_SYS_UART_PORT (0)
#undef CONFIG_WATCHDOG
#undef CONFIG_MONITOR_IS_IN_RAM /* no pre-loader required!!! ;-) */ #undef CONFIG_MONITOR_IS_IN_RAM /* no pre-loader required!!! ;-) */
/* /*

View file

@ -12,8 +12,6 @@
#define CONFIG_SYS_UART_PORT (0) #define CONFIG_SYS_UART_PORT (0)
#undef CONFIG_WATCHDOG /* disable watchdog */
/* Configuration for environment /* Configuration for environment
* Environment is embedded in u-boot in the second sector of the flash * Environment is embedded in u-boot in the second sector of the flash

View file

@ -20,7 +20,6 @@
#define CONFIG_SYS_UART_PORT (0) #define CONFIG_SYS_UART_PORT (0)
#undef CONFIG_WATCHDOG
#define CONFIG_WATCHDOG_TIMEOUT 10000 /* timeout in milliseconds */ #define CONFIG_WATCHDOG_TIMEOUT 10000 /* timeout in milliseconds */
#undef CONFIG_MONITOR_IS_IN_RAM /* define if monitor is started from a pre-loader */ #undef CONFIG_MONITOR_IS_IN_RAM /* define if monitor is started from a pre-loader */

View file

@ -20,7 +20,6 @@
#define CONFIG_SYS_UART_PORT (0) #define CONFIG_SYS_UART_PORT (0)
#undef CONFIG_WATCHDOG
#define CONFIG_WATCHDOG_TIMEOUT 5000 #define CONFIG_WATCHDOG_TIMEOUT 5000
#define CONFIG_SYS_UNIFY_CACHE #define CONFIG_SYS_UNIFY_CACHE

View file

@ -20,7 +20,6 @@
#define CONFIG_SYS_UART_PORT (0) #define CONFIG_SYS_UART_PORT (0)
#undef CONFIG_WATCHDOG
#define CONFIG_WATCHDOG_TIMEOUT 5000 /* timeout in milliseconds, max timeout is 6.71sec */ #define CONFIG_WATCHDOG_TIMEOUT 5000 /* timeout in milliseconds, max timeout is 6.71sec */
#define CONFIG_SYS_UNIFY_CACHE #define CONFIG_SYS_UNIFY_CACHE

View file

@ -22,7 +22,6 @@
#define CONFIG_SYS_UART_PORT (0) #define CONFIG_SYS_UART_PORT (0)
#undef CONFIG_WATCHDOG
#define CONFIG_WATCHDOG_TIMEOUT 3360 /* timeout in ms, max is 3.36 sec */ #define CONFIG_WATCHDOG_TIMEOUT 3360 /* timeout in ms, max is 3.36 sec */
#define CONFIG_SYS_UNIFY_CACHE #define CONFIG_SYS_UNIFY_CACHE

View file

@ -302,8 +302,6 @@
*/ */
#define CONFIG_BOOTP_BOOTFILESIZE #define CONFIG_BOOTP_BOOTFILESIZE
#undef CONFIG_WATCHDOG /* watchdog disabled */
#ifdef CONFIG_MMC #ifdef CONFIG_MMC
#define CONFIG_FSL_ESDHC_PIN_MUX #define CONFIG_FSL_ESDHC_PIN_MUX
#define CONFIG_SYS_FSL_ESDHC_ADDR CONFIG_SYS_MPC83xx_ESDHC_ADDR #define CONFIG_SYS_FSL_ESDHC_ADDR CONFIG_SYS_MPC83xx_ESDHC_ADDR

View file

@ -266,8 +266,6 @@
*/ */
#define CONFIG_BOOTP_BOOTFILESIZE #define CONFIG_BOOTP_BOOTFILESIZE
#undef CONFIG_WATCHDOG /* watchdog disabled */
/* /*
* Miscellaneous configurable options * Miscellaneous configurable options
*/ */

View file

@ -384,8 +384,6 @@ extern unsigned long get_clock_freq(void);
*/ */
#define CONFIG_BOOTP_BOOTFILESIZE #define CONFIG_BOOTP_BOOTFILESIZE
#undef CONFIG_WATCHDOG /* watchdog disabled */
/* /*
* Miscellaneous configurable options * Miscellaneous configurable options
*/ */

View file

@ -253,8 +253,6 @@
*/ */
#define CONFIG_BOOTP_BOOTFILESIZE #define CONFIG_BOOTP_BOOTFILESIZE
#undef CONFIG_WATCHDOG /* watchdog disabled */
/* /*
* Miscellaneous configurable options * Miscellaneous configurable options
*/ */

View file

@ -595,8 +595,6 @@ extern unsigned long get_sdram_size(void);
#define CONFIG_LOADS_ECHO /* echo on for serial download */ #define CONFIG_LOADS_ECHO /* echo on for serial download */
#define CONFIG_SYS_LOADS_BAUD_CHANGE /* allow baudrate change */ #define CONFIG_SYS_LOADS_BAUD_CHANGE /* allow baudrate change */
#undef CONFIG_WATCHDOG /* watchdog disabled */
#if defined(CONFIG_MMC) || defined(CONFIG_USB_EHCI_HCD) \ #if defined(CONFIG_MMC) || defined(CONFIG_USB_EHCI_HCD) \
|| defined(CONFIG_FSL_SATA) || defined(CONFIG_FSL_SATA)
#endif #endif

View file

@ -91,7 +91,6 @@
*/ */
#ifndef CONFIG_MONITOR_IS_IN_RAM #ifndef CONFIG_MONITOR_IS_IN_RAM
#define CONFIG_WATCHDOG
#define CONFIG_WATCHDOG_TIMEOUT 3355 /* timeout in milliseconds */ #define CONFIG_WATCHDOG_TIMEOUT 3355 /* timeout in milliseconds */
#endif #endif

View file

@ -54,7 +54,6 @@
*/ */
#if 0 #if 0
#define CONFIG_WATCHDOG
#define CONFIG_WATCHDOG_TIMEOUT 10000 /* timeout in milliseconds */ #define CONFIG_WATCHDOG_TIMEOUT 10000 /* timeout in milliseconds */
#endif #endif

View file

@ -64,13 +64,6 @@
#endif #endif
#endif #endif
/* Watchdog */
#if defined(CONFIG_SPL_BUILD)
#undef CONFIG_WDT
#undef CONFIG_WATCHDOG
#define CONFIG_HW_WATCHDOG
#endif
#ifndef CONFIG_SPL_BUILD #ifndef CONFIG_SPL_BUILD
#define CONFIG_EXTRA_ENV_SETTINGS \ #define CONFIG_EXTRA_ENV_SETTINGS \
"console=ttymxc0,115200\0" \ "console=ttymxc0,115200\0" \

View file

@ -314,13 +314,6 @@
#define CONFIG_SYS_INIT_SP_ADDR \ #define CONFIG_SYS_INIT_SP_ADDR \
(CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET) (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
/* Watchdog */
#if defined(CONFIG_SPL_BUILD)
#undef CONFIG_WDT
#undef CONFIG_WATCHDOG
#define CONFIG_HW_WATCHDOG
#endif
/* ENV config */ /* ENV config */
#ifdef CONFIG_ENV_IS_IN_SPI_FLASH #ifdef CONFIG_ENV_IS_IN_SPI_FLASH
/* The 0x120000 value corresponds to above SPI-NOR memory MAP */ /* The 0x120000 value corresponds to above SPI-NOR memory MAP */

View file

@ -25,8 +25,6 @@
#define CONFIG_BOOT_RETRY_TIME -1 #define CONFIG_BOOT_RETRY_TIME -1
#define CONFIG_RESET_TO_RETRY #define CONFIG_RESET_TO_RETRY
#define CONFIG_HW_WATCHDOG
#define STATUS_LED_ACTIVE 0 #define STATUS_LED_ACTIVE 0
/*----------------------------------------------------------------------* /*----------------------------------------------------------------------*

View file

@ -153,7 +153,6 @@
/* /*
* HW-Watchdog * HW-Watchdog
*/ */
#define CONFIG_WATCHDOG 1
#define CONFIG_SYS_WATCHDOG_VALUE 0xFFFF #define CONFIG_SYS_WATCHDOG_VALUE 0xFFFF
/* /*

View file

@ -204,9 +204,4 @@
"fi ; " \ "fi ; " \
"fi\0" "fi\0"
#if defined(CONFIG_SPL_BUILD)
#undef CONFIG_WATCHDOG
#define CONFIG_HW_WATCHDOG
#endif
#endif /* __M53MENLO_CONFIG_H__ */ #endif /* __M53MENLO_CONFIG_H__ */

View file

@ -545,8 +545,6 @@
#define CONFIG_SYS_FSL_ESDHC_ADDR CONFIG_SYS_MPC85xx_ESDHC_ADDR #define CONFIG_SYS_FSL_ESDHC_ADDR CONFIG_SYS_MPC85xx_ESDHC_ADDR
#endif #endif
#undef CONFIG_WATCHDOG /* watchdog disabled */
/* /*
* Miscellaneous configurable options * Miscellaneous configurable options
*/ */

View file

@ -147,7 +147,6 @@ unsigned int cm_get_qspi_controller_clk_hz(void);
* L4 Watchdog * L4 Watchdog
*/ */
#ifndef CONFIG_SPL_BUILD #ifndef CONFIG_SPL_BUILD
#undef CONFIG_HW_WATCHDOG
#undef CONFIG_DESIGNWARE_WATCHDOG #undef CONFIG_DESIGNWARE_WATCHDOG
#endif #endif
#define CONFIG_DW_WDT_BASE SOCFPGA_L4WD0_ADDRESS #define CONFIG_DW_WDT_BASE SOCFPGA_L4WD0_ADDRESS

View file

@ -181,8 +181,6 @@
*/ */
#define CONFIG_BOOTP_BOOTFILESIZE #define CONFIG_BOOTP_BOOTFILESIZE
#undef CONFIG_WATCHDOG /* watchdog disabled */
/* /*
* Miscellaneous configurable options * Miscellaneous configurable options
*/ */