Mirrors/u-boot
2
0
Fork 0
mirror of https://github.com/AsahiLinux/u-boot synced 2024-11-26 06:30:39 +00:00
Code Issues Projects Releases Packages Wiki Activity

dts:exynos:update pinctrl size-cells and fix child regs

Browse source 
This change is required to avoid warnings about invalid
size-cells defined in device-tree pinctrl nodes for Exynos.

Tested on:
- Odroid U3
- Odroid XU3

Signed-off-by: Przemyslaw Marczak <p.marczak@samsung.com>
Cc: Stefan Roese <sr@denx.de>
Cc: Tom Rini <trini@konsulko.com>
Cc: Simon Glass <sjg@chromium.org>
Cc: Stephen Warren <swarren@nvidia.com>
Cc: Stephen Warren <swarren@wwwdotorg.org>
Tested-by: Simon Glass <sjg@chromium.org>
Acked-by: Simon Glass <sjg@chromium.org>
Acked-by: Minkyu Kang <mk7.kang@samsung.com>
This commit is contained in:
Przemyslaw Marczak 2016-01-12 15:40:43 +01:00 committed by Simon Glass
parent b71bea7129
commit 3349682c77
5 changed files with 29 additions and 29 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

8
arch/arm/dts/exynos4210-pinctrl-uboot.dtsi
View file

@ -9,21 +9,21 @@
/{ /{
pinctrl_0: pinctrl@11400000 { pinctrl_0: pinctrl@11400000 {
#address-cells = <1>; #address-cells = <1>;
#size-cells = <0>; #size-cells = <1>;
compatible = "samsung,exynos4210-pinctrl"; compatible = "samsung,exynos4210-pinctrl";
}; };
pinctrl_1: pinctrl@11000000 { pinctrl_1: pinctrl@11000000 {
#address-cells = <1>; #address-cells = <1>;
#size-cells = <0>; #size-cells = <1>;
gpx0: gpx0 { gpx0: gpx0 {
reg = <0xc00>; reg = <0xc00 0x20>;
}; };
}; };
pinctrl_2: pinctrl@03860000 { pinctrl_2: pinctrl@03860000 {
#address-cells = <1>; #address-cells = <1>;
#size-cells = <0>; #size-cells = <1>;
}; };
}; };

18
arch/arm/dts/exynos4x12-pinctrl-uboot.dtsi
View file

@ -9,37 +9,37 @@
/{ /{
pinctrl_0: pinctrl@11400000 { pinctrl_0: pinctrl@11400000 {
#address-cells = <1>; #address-cells = <1>;
#size-cells = <0>; #size-cells = <1>;
gpf0: gpf0 { gpf0: gpf0 {
reg = <0x180>; reg = <0x180 0x20>;
}; };
gpj0: gpj0 { gpj0: gpj0 {
reg = <0x240>; reg = <0x240 0x20>;
}; };
}; };
pinctrl_1: pinctrl@11000000 { pinctrl_1: pinctrl@11000000 {
#address-cells = <1>; #address-cells = <1>;
#size-cells = <0>; #size-cells = <1>;
gpk0: gpk0 { gpk0: gpk0 {
reg = <0x40>; reg = <0x40 0x20>;
}; };
gpm0: gpm0 { gpm0: gpm0 {
reg = <0x260>; reg = <0x260 0x20>;
}; };
gpx0: gpx0 { gpx0: gpx0 {
reg = <0xc00>; reg = <0xc00 0x20>;
}; };
}; };
pinctrl_2: pinctrl@03860000 { pinctrl_2: pinctrl@03860000 {
#address-cells = <1>; #address-cells = <1>;
#size-cells = <0>; #size-cells = <1>;
}; };
pinctrl_3: pinctrl@106E0000 { pinctrl_3: pinctrl@106E0000 {
#address-cells = <1>; #address-cells = <1>;
#size-cells = <0>; #size-cells = <1>;
}; };
}; };

16
arch/arm/dts/exynos5250-pinctrl-uboot.dtsi
View file

@ -9,34 +9,34 @@
/{ /{
pinctrl_0: pinctrl@11400000 { pinctrl_0: pinctrl@11400000 {
#address-cells = <1>; #address-cells = <1>;
#size-cells = <0>; #size-cells = <1>;
gpc4: gpc4 { gpc4: gpc4 {
reg = <0x2e0>; reg = <0x2e0 0x20>;
}; };
gpx0: gpx0 { gpx0: gpx0 {
reg = <0xc00>; reg = <0xc00 0x20>;
}; };
}; };
pinctrl_1: pinctrl@13400000 { pinctrl_1: pinctrl@13400000 {
#address-cells = <1>; #address-cells = <1>;
#size-cells = <0>; #size-cells = <1>;
}; };
pinctrl_2: pinctrl@10d10000 { pinctrl_2: pinctrl@10d10000 {
#address-cells = <1>; #address-cells = <1>;
#size-cells = <0>; #size-cells = <1>;
gpv2: gpv2 { gpv2: gpv2 {
reg = <0x060>; reg = <0x060 0x20>;
}; };
gpv4: gpv4 { gpv4: gpv4 {
reg = <0xc0>; reg = <0xc0 0x20>;
}; };
}; };
pinctrl_3: pinctrl@03860000 { pinctrl_3: pinctrl@03860000 {
#address-cells = <1>; #address-cells = <1>;
#size-cells = <0>; #size-cells = <1>;
}; };
}; };

12
arch/arm/dts/exynos54xx-pinctrl-uboot.dtsi
View file

@ -14,29 +14,29 @@
*/ */
pinctrl@14010000 { pinctrl@14010000 {
#address-cells = <1>; #address-cells = <1>;
#size-cells = <0>; #size-cells = <1>;
}; };
pinctrl@13400000 { pinctrl@13400000 {
#address-cells = <1>; #address-cells = <1>;
#size-cells = <0>; #size-cells = <1>;
gpy7 { gpy7 {
}; };
gpx0 { gpx0 {
reg = <0xc00>; reg = <0xc00 0x0>;
}; };
}; };
pinctrl@13410000 { pinctrl@13410000 {
#address-cells = <1>; #address-cells = <1>;
#size-cells = <0>; #size-cells = <1>;
}; };
pinctrl@14000000 { pinctrl@14000000 {
#address-cells = <1>; #address-cells = <1>;
#size-cells = <0>; #size-cells = <1>;
}; };
pinctrl@03860000 { pinctrl@03860000 {
#address-cells = <1>; #address-cells = <1>;
#size-cells = <0>; #size-cells = <1>;
}; };
}; };

4
arch/arm/dts/s5pc110-pinctrl.dtsi
View file

@ -9,7 +9,7 @@
/ { / {
pinctrl@e0200000 { pinctrl@e0200000 {
#address-cells = <1>; #address-cells = <1>;
#size-cells = <0>; #size-cells = <1>;
gpa0: gpa0 { gpa0: gpa0 {
gpio-controller; gpio-controller;
#gpio-cells = <2>; #gpio-cells = <2>;
@ -251,7 +251,7 @@
}; };
gph0: gph0 { gph0: gph0 {
reg = <0xc00>; reg = <0xc00 0x20>;
gpio-controller; gpio-controller;
#gpio-cells = <2>; #gpio-cells = <2>;
}; };