mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-01 08:59:33 +00:00
mach-omap2: add AM335x Display PLL register definition
Adds the register definition of the Display DPLL Signed-off-by: Hannes Schmelzer <oe5hpm@oevsv.at> Reviewed-by: Anatolij Gustschin <agust@denx.de>
This commit is contained in:
parent
f3dd87e0b9
commit
3215192922
2 changed files with 8 additions and 0 deletions
|
@ -104,6 +104,7 @@ extern const struct dpll_regs dpll_mpu_regs;
|
|||
extern const struct dpll_regs dpll_core_regs;
|
||||
extern const struct dpll_regs dpll_per_regs;
|
||||
extern const struct dpll_regs dpll_ddr_regs;
|
||||
extern const struct dpll_regs dpll_disp_regs;
|
||||
extern const struct dpll_params dpll_mpu_opp[NUM_CRYSTAL_FREQ][NUM_OPPS];
|
||||
extern const struct dpll_params dpll_core_1000MHz[NUM_CRYSTAL_FREQ];
|
||||
extern const struct dpll_params dpll_per_192MHz[NUM_CRYSTAL_FREQ];
|
||||
|
|
|
@ -52,6 +52,13 @@ const struct dpll_regs dpll_ddr_regs = {
|
|||
.cm_div_m2_dpll = CM_WKUP + 0xA0,
|
||||
};
|
||||
|
||||
const struct dpll_regs dpll_disp_regs = {
|
||||
.cm_clkmode_dpll = CM_WKUP + 0x98,
|
||||
.cm_idlest_dpll = CM_WKUP + 0x48,
|
||||
.cm_clksel_dpll = CM_WKUP + 0x54,
|
||||
.cm_div_m2_dpll = CM_WKUP + 0xA4,
|
||||
};
|
||||
|
||||
struct dpll_params dpll_mpu_opp100 = {
|
||||
CONFIG_SYS_MPUCLK, OSC-1, 1, -1, -1, -1, -1};
|
||||
const struct dpll_params dpll_core_opp100 = {
|
||||
|
|
Loading…
Reference in a new issue