Mirrors/u-boot
2
0
Fork 0
mirror of https://github.com/AsahiLinux/u-boot synced 2024-11-29 08:01:08 +00:00
Code Issues Projects Releases Packages Wiki Activity

arm: socfpga: config: Zap incorrect config options

Browse source 
There is no need to disable support for partitions in the SPL,
we can support partitions in SPL perfectly well. This is likely
some remnant from old times, so just remove this configuration
option.

Moreover, the CRC32 chunk size doesn't have to be adjusted anymore,
since both the GD and malloc area are in RAM by the time this CRC
check can be used and there's plenty of space. Zap this abomination
as well.

Signed-off-by: Marek Vasut <marex@denx.de>
This commit is contained in:
Marek Vasut 2015-07-09 03:41:53 +02:00
parent 7599b53dc1
commit 251faa2046
1 changed files with 2 additions and 7 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

9
include/configs/socfpga_common.h
View file

@ -23,6 +23,8 @@
#define CONFIG_SYS_NO_FLASH #define CONFIG_SYS_NO_FLASH
#define CONFIG_CLOCKS #define CONFIG_CLOCKS
#define CONFIG_CRC32_VERIFY
#define CONFIG_FIT #define CONFIG_FIT
#define CONFIG_OF_LIBFDT #define CONFIG_OF_LIBFDT
#define CONFIG_SYS_BOOTMAPSZ (64 * 1024 * 1024) #define CONFIG_SYS_BOOTMAPSZ (64 * 1024 * 1024)
@ -296,9 +298,6 @@ unsigned int cm_get_qspi_controller_clk_hz(void);
#define CONFIG_SYS_MALLOC_SIMPLE #define CONFIG_SYS_MALLOC_SIMPLE
#endif #endif
#define CHUNKSZ_CRC32 (1 * 1024) /* FIXME: ewww */
#define CONFIG_CRC32_VERIFY
#define CONFIG_SPL_LIBCOMMON_SUPPORT #define CONFIG_SPL_LIBCOMMON_SUPPORT
#define CONFIG_SPL_LIBGENERIC_SUPPORT #define CONFIG_SPL_LIBGENERIC_SUPPORT
#define CONFIG_SPL_WATCHDOG_SUPPORT #define CONFIG_SPL_WATCHDOG_SUPPORT
@ -332,8 +331,4 @@ unsigned int cm_get_qspi_controller_clk_hz(void);
*/ */
#define CONFIG_SPL_STACK CONFIG_SYS_INIT_SP_ADDR #define CONFIG_SPL_STACK CONFIG_SYS_INIT_SP_ADDR
#ifdef CONFIG_SPL_BUILD
#undef CONFIG_PARTITIONS
#endif
#endif /* __CONFIG_SOCFPGA_CYCLONE5_COMMON_H__ */ #endif /* __CONFIG_SOCFPGA_CYCLONE5_COMMON_H__ */