mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-27 07:01:24 +00:00
imx: mx6ul/sx: Fix issue in LCDIF clock dividers calculation
The checking with max frequency supported is not correct, because the temp is calculated by max pre and post dividers. We can decrease any divider to meet the max frequency limitation. Actually, the calculation below the codes is doing this way to find best pre and post dividers. Signed-off-by: Ye Li <ye.li@nxp.com> Reviewed-by: Stefano Babic <sbabic@denx.de>
This commit is contained in:
parent
9655ebdd50
commit
23e2da27d3
1 changed files with 0 additions and 4 deletions
|
@ -638,10 +638,6 @@ void mxs_set_lcdclk(u32 base_addr, u32 freq)
|
|||
}
|
||||
|
||||
temp = freq * max_pred * max_postd;
|
||||
if (temp > max) {
|
||||
puts("Please decrease freq, too large!\n");
|
||||
return;
|
||||
}
|
||||
if (temp < min) {
|
||||
/*
|
||||
* Register: PLL_VIDEO
|
||||
|
|
Loading…
Reference in a new issue