Mirrors/u-boot
2
0
Fork 0
mirror of https://github.com/AsahiLinux/u-boot synced 2024-09-29 02:42:16 +00:00
Code Issues Projects Releases Packages Wiki Activity

imx: imx8ulp: Set XRDC MRC4/5 for access DDR from APD

Browse source 
iMX8ULP A1 S400 ROM removes the setting for MRC4/5. So we have to set
them in SPL to allow access to DDR from A35 and APD PER masters

Signed-off-by: Ye Li <ye.li@nxp.com>
Reviewed-by: Peng Fan <peng.fan@nxp.com>
This commit is contained in:
Ye Li 2023-01-31 16:42:15 +08:00 committed by Stefano Babic
parent bf9866d265
commit 237ce9b6c4
1 changed files with 10 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

10
arch/arm/mach-imx/imx8ulp/rdc.c
View file

@ -276,6 +276,16 @@ void xrdc_init_mda(void)
void xrdc_init_mrc(void)
{
/* Set MRC4 and MRC5 for DDR access from A35 and AP NIC PER masters */
xrdc_config_mrc_w0_w1(4, 0, CFG_SYS_SDRAM_BASE, PHYS_SDRAM_SIZE);
xrdc_config_mrc_dx_perm(4, 0, 1, 1);
xrdc_config_mrc_dx_perm(4, 0, 7, 1);
xrdc_config_mrc_w3_w4(4, 0, 0x0, 0x80000FFF);
xrdc_config_mrc_w0_w1(5, 0, CFG_SYS_SDRAM_BASE, PHYS_SDRAM_SIZE);
xrdc_config_mrc_dx_perm(5, 0, 1, 1);
xrdc_config_mrc_w3_w4(5, 0, 0x0, 0x80000FFF);
/* The MRC8 is for SRAM1 */
xrdc_config_mrc_w0_w1(8, 0, 0x21000000, 0x10000);
/* Allow for all domains: So domain 2/3 (HIFI DSP/LPAV) is ok to access */