mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-27 07:01:24 +00:00
Invalidate INIT_RAM TLB mappings
Commit 0db37dc... (and some others) changed the INIT_RAM TLB mappings to be unguarded. This collided with an existing "bug" where the mappings for the INIT_RAM were being kept around. This meant that speculative loads to those addresses were succeeding in the TLB, and going out to the bus, where they were causing an exception (there's nothing at that address). The Flash code was coincidentally causing such a speculative load. Rather than go back to mapping the INIT RAM as guarded, we fix it so that the entries for the INIT_RAM are invalidated. Thus the speculative loads will fail in the TLB, and have no effect. Signed-off-by: Andy Fleming <afleming@freescale.com>
This commit is contained in:
parent
347b7938d3
commit
21fae8b2b4
1 changed files with 11 additions and 0 deletions
|
@ -1007,6 +1007,17 @@ unlock_ram_in_cache:
|
|||
addi r3,r3,CFG_CACHELINE_SIZE
|
||||
bdnz 1b
|
||||
sync /* Wait for all icbi to complete on bus */
|
||||
|
||||
/* Invalidate the TLB entries for the cache */
|
||||
lis r3,CFG_INIT_RAM_ADDR@h
|
||||
ori r3,r3,CFG_INIT_RAM_ADDR@l
|
||||
tlbivax 0,r3
|
||||
addi r3,r3,0x1000
|
||||
tlbivax 0,r3
|
||||
addi r3,r3,0x1000
|
||||
tlbivax 0,r3
|
||||
addi r3,r3,0x1000
|
||||
tlbivax 0,r3
|
||||
isync
|
||||
blr
|
||||
#endif
|
||||
|
|
Loading…
Reference in a new issue