mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-10 23:24:38 +00:00
spi: cadence_ospi_versal: Add support for 64-bit address
When 64-bit address is passed only lower 32-bit address is getting updated. Program the upper 32-bit address in the DMA destination memory address MSBs register. Signed-off-by: Venkatesh Yadav Abbarapu <venkatesh.abbarapu@amd.com> Link: https://lore.kernel.org/r/20231011031515.4151-1-venkatesh.abbarapu@amd.com Signed-off-by: Michal Simek <michal.simek@amd.com>
This commit is contained in:
parent
ba9bdfd959
commit
20d1836eea
1 changed files with 3 additions and 1 deletions
|
@ -44,8 +44,10 @@ int cadence_qspi_apb_dma_read(struct cadence_spi_priv *priv,
|
|||
priv->regbase + CQSPI_REG_INDIR_TRIG_ADDR_RANGE);
|
||||
writel(CQSPI_DFLT_DMA_PERIPH_CFG,
|
||||
priv->regbase + CQSPI_REG_DMA_PERIPH_CFG);
|
||||
writel((unsigned long)rxbuf, priv->regbase +
|
||||
writel(lower_32_bits((unsigned long)rxbuf), priv->regbase +
|
||||
CQSPI_DMA_DST_ADDR_REG);
|
||||
writel(upper_32_bits((unsigned long)rxbuf), priv->regbase +
|
||||
CQSPI_DMA_DST_ADDR_MSB_REG);
|
||||
writel(priv->trigger_address, priv->regbase +
|
||||
CQSPI_DMA_SRC_RD_ADDR_REG);
|
||||
writel(bytes_to_dma, priv->regbase +
|
||||
|
|
Loading…
Reference in a new issue