mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-24 21:54:01 +00:00
83xx, kmeter: QE_ENET10 errata for Silicon Revision 2.1
old code implemented the QE_ENET10 errata only for Silicon Revision 2.0. New code reads now the Silicon Revision register and sets dependend on the Silicon Revision the values as advised in the QE_ENET10 errata. Signed-off-by: Heiko Schocher <hs@denx.de> Signed-off-by: Kim Phillips <kim.phillips@freescale.com>
This commit is contained in:
parent
605f78e34a
commit
1e7ed25650
1 changed files with 12 additions and 8 deletions
|
@ -24,6 +24,7 @@
|
|||
#include <miiphy.h>
|
||||
#include <asm/io.h>
|
||||
#include <asm/mmu.h>
|
||||
#include <asm/processor.h>
|
||||
#include <pci.h>
|
||||
#include <libfdt.h>
|
||||
|
||||
|
@ -80,19 +81,22 @@ static int board_init_i2c_busses (void)
|
|||
|
||||
int board_early_init_r (void)
|
||||
{
|
||||
void *reg = (void *)(CONFIG_SYS_IMMR + 0x14a8);
|
||||
u32 val;
|
||||
unsigned short svid;
|
||||
|
||||
/*
|
||||
* Because of errata in the UCCs, we have to write to the reserved
|
||||
* registers to slow the clocks down.
|
||||
*/
|
||||
val = in_be32 (reg);
|
||||
/* UCC1 */
|
||||
val |= 0x00003000;
|
||||
/* UCC2 */
|
||||
val |= 0x0c000000;
|
||||
out_be32 (reg, val);
|
||||
svid = SVR_REV(mfspr (SVR));
|
||||
switch (svid) {
|
||||
case 0x0020:
|
||||
setbits_be32((void *)(CONFIG_SYS_IMMR + 0x14a8), 0x0c003000);
|
||||
break;
|
||||
case 0x0021:
|
||||
clrsetbits_be32((void *)(CONFIG_SYS_IMMR + 0x14ac),
|
||||
0x00000050, 0x000000a0);
|
||||
break;
|
||||
}
|
||||
/* enable the PHY on the PIGGY */
|
||||
setbits (8, (void *)(CONFIG_SYS_PIGGY_BASE + 0x10003), 0x01);
|
||||
|
||||
|
|
Loading…
Reference in a new issue