mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-11 15:37:23 +00:00
omap3: enable GP9 timer and UART2
These are needed for the upcoming Cairo board support. Signed-off-by: Albert ARIBAUD (3ADEV) <albert.aribaud@3adev.fr>
This commit is contained in:
parent
8dcd1b720e
commit
168f594765
1 changed files with 9 additions and 0 deletions
|
@ -732,11 +732,20 @@ void per_clocks_enable(void)
|
|||
setbits_le32(&prcm_base->iclken_per, 0x08); /* ICKen GPT2 */
|
||||
setbits_le32(&prcm_base->fclken_per, 0x08); /* FCKen GPT2 */
|
||||
|
||||
/* Enable GP9 timer. */
|
||||
setbits_le32(&prcm_base->clksel_per, 0x80); /* GPT9 = 32kHz clk */
|
||||
setbits_le32(&prcm_base->iclken_per, 0x400); /* ICKen GPT9 */
|
||||
setbits_le32(&prcm_base->fclken_per, 0x400); /* FCKen GPT9 */
|
||||
|
||||
#ifdef CONFIG_SYS_NS16550
|
||||
/* Enable UART1 clocks */
|
||||
setbits_le32(&prcm_base->fclken1_core, 0x00002000);
|
||||
setbits_le32(&prcm_base->iclken1_core, 0x00002000);
|
||||
|
||||
/* Enable UART2 clocks */
|
||||
setbits_le32(&prcm_base->fclken1_core, 0x00004000);
|
||||
setbits_le32(&prcm_base->iclken1_core, 0x00004000);
|
||||
|
||||
/* UART 3 Clocks */
|
||||
setbits_le32(&prcm_base->fclken_per, 0x00000800);
|
||||
setbits_le32(&prcm_base->iclken_per, 0x00000800);
|
||||
|
|
Loading…
Reference in a new issue