mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-11 15:37:23 +00:00
imx8mq: Enable eMMC HS400 and SD UHS mode on EVK
iMX8MQ EVK board has a eMMC5.0 chip and supports SD3.0, so enable the UHS and HS400 configs to enhance the eMMC/SD access. The change also needs to set usdhc clock to 400Mhz, and add the off-on-delay-us to SD reset pin, otherwise some SD cards will fail to select UHS mode in re-initialization. Reviewed-by: Fabio Estevam <festevam@gmail.com> Signed-off-by: Ye Li <ye.li@nxp.com> Signed-off-by: Peng Fan <peng.fan@nxp.com>
This commit is contained in:
parent
6b87b3f4dc
commit
15a7426045
1 changed files with 2 additions and 4 deletions
|
@ -428,15 +428,13 @@ void init_clk_usdhc(u32 index)
|
|||
case 0:
|
||||
clock_enable(CCGR_USDHC1, 0);
|
||||
clock_set_target_val(USDHC1_CLK_ROOT, CLK_ROOT_ON |
|
||||
CLK_ROOT_SOURCE_SEL(1) |
|
||||
CLK_ROOT_POST_DIV(CLK_ROOT_POST_DIV2));
|
||||
CLK_ROOT_SOURCE_SEL(1));
|
||||
clock_enable(CCGR_USDHC1, 1);
|
||||
return;
|
||||
case 1:
|
||||
clock_enable(CCGR_USDHC2, 0);
|
||||
clock_set_target_val(USDHC2_CLK_ROOT, CLK_ROOT_ON |
|
||||
CLK_ROOT_SOURCE_SEL(1) |
|
||||
CLK_ROOT_POST_DIV(CLK_ROOT_POST_DIV2));
|
||||
CLK_ROOT_SOURCE_SEL(1));
|
||||
clock_enable(CCGR_USDHC2, 1);
|
||||
return;
|
||||
default:
|
||||
|
|
Loading…
Reference in a new issue