mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-10 23:24:38 +00:00
rockchip: enable boot0-hook for all Rockchip SoCs
Rockchip SoCs bootrom design is like this: - First 2KB or 4KB internal memory is for bootrom stack and heap; - Then the first 4-byte suppose to be a TAG like 'RK33'; - The the following memory address end with '0004' is the first instruction load and running by bootrom; Let's use the boot0 hook to reserve the first 4-byte tag for all the Rockchip SoCs. Signed-off-by: Philipp Tomsich <philipp.tomsich@theobroma-systems.com> [Commit message taken from an older patch by:] Signed-off-by: Kever Yang <kever.yang@rock-chips.com>
This commit is contained in:
parent
cee7470cd8
commit
14ad6eb264
2 changed files with 1 additions and 2 deletions
|
@ -1130,6 +1130,7 @@ config ARCH_ROCKCHIP
|
|||
select DM_USB if USB
|
||||
select DM_PWM
|
||||
select DM_REGULATOR
|
||||
select ENABLE_ARM_SOC_BOOT0_HOOK
|
||||
imply CMD_FASTBOOT
|
||||
imply FASTBOOT
|
||||
imply FAT_WRITE
|
||||
|
|
|
@ -74,7 +74,6 @@ config ROCKCHIP_RK3368
|
|||
imply SPL_SEPARATE_BSS
|
||||
imply SPL_SERIAL_SUPPORT
|
||||
imply TPL_SERIAL_SUPPORT
|
||||
select ENABLE_ARM_SOC_BOOT0_HOOK
|
||||
select DEBUG_UART_BOARD_INIT
|
||||
select SYS_NS16550
|
||||
help
|
||||
|
@ -112,7 +111,6 @@ config ROCKCHIP_RK3399
|
|||
select SPL_SEPARATE_BSS
|
||||
select SPL_SERIAL_SUPPORT
|
||||
select SPL_DRIVERS_MISC_SUPPORT
|
||||
select ENABLE_ARM_SOC_BOOT0_HOOK
|
||||
select DEBUG_UART_BOARD_INIT
|
||||
help
|
||||
The Rockchip RK3399 is a ARM-based SoC with a dual-core Cortex-A72
|
||||
|
|
Loading…
Reference in a new issue