Mirrors/u-boot
2
0
Fork 0
mirror of https://github.com/AsahiLinux/u-boot synced 2024-11-29 08:01:08 +00:00
Code Issues Projects Releases Packages Wiki Activity

riscv: save hart ID in register tp instead of s0

Browse source 
The hart ID passed by the previous boot stage is currently stored in
register s0. If we divert the control flow inside a function, which is
required as part of multi-hart support, the function epilog may not be
called, clobbering register s0. Save the hart ID in the unallocatable
register tp instead to protect the hart ID.

Signed-off-by: Lukas Auer <lukas.auer@aisec.fraunhofer.de>
Reviewed-by: Bin Meng <bmeng.cn@gmail.com>
Reviewed-by: Rick Chen <rick@andestech.com>
Reviewed-by: Anup Patel <anup.patel@wdc.com>
This commit is contained in:
Lukas Auer 2019-03-17 19:28:36 +01:00 committed by Andes
parent 2503ccc55f
commit 1446b26f76
1 changed files with 2 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

4
arch/riscv/cpu/start.S
View file

@ -36,7 +36,7 @@
.globl _start .globl _start
_start: _start:
/* save hart id and dtb pointer */ /* save hart id and dtb pointer */
mv s0, a0 mv tp, a0
mv s1, a1 mv s1, a1
la t0, trap_entry la t0, trap_entry
@ -64,7 +64,7 @@ call_board_init_f_0:
jal board_init_f_init_reserve jal board_init_f_init_reserve
/* save the boot hart id to global_data */ /* save the boot hart id to global_data */
SREG s0, GD_BOOT_HART(gp) SREG tp, GD_BOOT_HART(gp)
/* Enable cache */ /* Enable cache */
jal icache_enable jal icache_enable