mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-11 15:37:23 +00:00
Merge branch 'master' of git://git.denx.de/u-boot-blackfin
This commit is contained in:
commit
116a0a544d
4 changed files with 155 additions and 5 deletions
|
@ -83,10 +83,9 @@
|
|||
#endif
|
||||
|
||||
#define CONFIG_ENV_IS_IN_SPI_FLASH
|
||||
#define CONFIG_ENV_OFFSET 0x4000
|
||||
#define CONFIG_ENV_OFFSET 0x40000
|
||||
#define CONFIG_ENV_SIZE 0x2000
|
||||
#define CONFIG_ENV_SECT_SIZE 0x40000
|
||||
#define ENV_IS_EMBEDDED_CUSTOM
|
||||
|
||||
/*
|
||||
* SDRAM settings & memory map
|
||||
|
@ -245,9 +244,9 @@
|
|||
* Serial Flash Infomation
|
||||
*/
|
||||
#define CONFIG_BFIN_SPI
|
||||
/* For the M25P64 SCK Should be Kept < 20Mhz */
|
||||
#define CONFIG_ENV_SPI_MAX_HZ 20000000
|
||||
#define CONFIG_SF_DEFAULT_SPEED 20000000
|
||||
/* For the M25P64 SCK Should be Kept < 15Mhz */
|
||||
#define CONFIG_ENV_SPI_MAX_HZ 15000000
|
||||
#define CONFIG_SF_DEFAULT_SPEED 15000000
|
||||
#define CONFIG_SPI_FLASH
|
||||
#define CONFIG_SPI_FLASH_STMICRO
|
||||
|
||||
|
|
|
@ -60,8 +60,13 @@
|
|||
* Network Settings
|
||||
*/
|
||||
#define ADI_CMDS_NETWORK 1
|
||||
/* The next 2 lines are for use with DEV-BF5xx */
|
||||
#define CONFIG_DRIVER_SMC91111 1
|
||||
#define CONFIG_SMC91111_BASE 0x28000300
|
||||
/* The next 3 lines are for use with EXT-BF5xx-USB-ETH2 */
|
||||
/* #define CONFIG_DRIVER_SMC911X 1 */
|
||||
/* #define CONFIG_DRIVER_SMC911X_BASE 0x24080000 // AMS1 */
|
||||
/* #define CONFIG_DRIVER_SMC911X_32_BIT 1 */
|
||||
#define CONFIG_HOSTNAME cm-bf561
|
||||
/* Uncomment next line to use fixed MAC address */
|
||||
/* #define CONFIG_ETHADDR 02:80:ad:20:31:cf */
|
||||
|
|
|
@ -40,6 +40,7 @@ COBJS-y += board.o
|
|||
COBJS-y += boot.o
|
||||
COBJS-y += cache.o
|
||||
COBJS-y += clocks.o
|
||||
COBJS-$(CONFIG_CMD_CACHE_DUMP) += cmd_cache_dump.o
|
||||
COBJS-y += muldi3.o
|
||||
COBJS-$(CONFIG_POST) += post.o tests.o
|
||||
COBJS-y += string.o
|
||||
|
|
145
lib_blackfin/cmd_cache_dump.c
Normal file
145
lib_blackfin/cmd_cache_dump.c
Normal file
|
@ -0,0 +1,145 @@
|
|||
/*
|
||||
* U-boot - cmd_cache_dump.c
|
||||
*
|
||||
* Copyright (c) 2007-2008 Analog Devices Inc.
|
||||
*
|
||||
* Licensed under the GPL-2 or later.
|
||||
*/
|
||||
|
||||
#include <config.h>
|
||||
#include <common.h>
|
||||
#include <command.h>
|
||||
|
||||
#include <asm/blackfin.h>
|
||||
#include <asm/mach-common/bits/mpu.h>
|
||||
|
||||
static int check_limit(const char *type, size_t start_limit, size_t end_limit, size_t start, size_t end)
|
||||
{
|
||||
if (start >= start_limit && start <= end_limit && \
|
||||
end <= end_limit && end >= start_limit && \
|
||||
start <= end)
|
||||
return 0;
|
||||
|
||||
printf("%s limit violation: %zu <= (user:%zu) <= (user:%zu) <= %zu\n",
|
||||
type, start_limit, start, end, end_limit);
|
||||
return 1;
|
||||
}
|
||||
|
||||
int do_icache_dump(cmd_tbl_t *cmdtp, int flag, int argc, char *argv[])
|
||||
{
|
||||
int cache_status = icache_status();
|
||||
|
||||
if (cache_status)
|
||||
icache_disable();
|
||||
|
||||
uint32_t cmd_base, tag, cache_upper, cache_lower;
|
||||
|
||||
size_t way, way_start = 0, way_end = 3;
|
||||
size_t sbnk, sbnk_start = 0, sbnk_end = 3;
|
||||
size_t set, set_start = 0, set_end = 31;
|
||||
size_t dw;
|
||||
|
||||
if (argc > 1) {
|
||||
way_start = way_end = simple_strtoul(argv[1], NULL, 10);
|
||||
if (argc > 2) {
|
||||
sbnk_start = sbnk_end = simple_strtoul(argv[2], NULL, 10);
|
||||
if (argc > 3)
|
||||
set_start = set_end = simple_strtoul(argv[3], NULL, 10);
|
||||
}
|
||||
}
|
||||
|
||||
if (check_limit("way", 0, 3, way_start, way_end) || \
|
||||
check_limit("subbank", 0, 3, sbnk_start, sbnk_end) || \
|
||||
check_limit("set", 0, 31, set_start, set_end))
|
||||
return 1;
|
||||
|
||||
puts("Way:Subbank:Set: [valid-tag lower upper] {invalid-tag lower upper}...\n");
|
||||
|
||||
for (way = way_start; way <= way_end; ++way) {
|
||||
for (sbnk = sbnk_start; sbnk <= sbnk_end; ++sbnk) {
|
||||
for (set = set_start; set <= set_end; ++set) {
|
||||
printf("%zu:%zu:%2zu: ", way, sbnk, set);
|
||||
for (dw = 0; dw < 4; ++dw) {
|
||||
if (ctrlc())
|
||||
return 1;
|
||||
|
||||
cmd_base = \
|
||||
(way << 26) | \
|
||||
(sbnk << 16) | \
|
||||
(set << 5) | \
|
||||
(dw << 3);
|
||||
|
||||
/* first read the tag */
|
||||
bfin_write_ITEST_COMMAND(cmd_base | 0x0);
|
||||
SSYNC();
|
||||
tag = bfin_read_ITEST_DATA0();
|
||||
printf("%c%08x ", (tag & 0x1 ? ' ' : '{'), tag);
|
||||
|
||||
/* grab the data at this loc */
|
||||
bfin_write_ITEST_COMMAND(cmd_base | 0x4);
|
||||
SSYNC();
|
||||
cache_lower = bfin_read_ITEST_DATA0();
|
||||
cache_upper = bfin_read_ITEST_DATA1();
|
||||
printf("%08x %08x%c ", cache_lower, cache_upper, (tag & 0x1 ? ' ' : '}'));
|
||||
}
|
||||
puts("\n");
|
||||
}
|
||||
}
|
||||
}
|
||||
|
||||
if (cache_status)
|
||||
icache_enable();
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
U_BOOT_CMD(icache_dump, 4, 0, do_icache_dump,
|
||||
"icache_dump - dump current instruction cache\n",
|
||||
"[way] [subbank] [set]");
|
||||
|
||||
int do_dcache_dump(cmd_tbl_t *cmdtp, int flag, int argc, char *argv[])
|
||||
{
|
||||
u32 way, bank, subbank, set;
|
||||
u32 status, addr;
|
||||
u32 dmem_ctl = bfin_read_DMEM_CONTROL();
|
||||
|
||||
for (bank = 0; bank < 2; ++bank) {
|
||||
if (!(dmem_ctl & (1 << (DMC1_P - bank))))
|
||||
continue;
|
||||
|
||||
for (way = 0; way < 2; ++way)
|
||||
for (subbank = 0; subbank < 4; ++subbank) {
|
||||
printf("%i:%i:%i:\t", bank, way, subbank);
|
||||
for (set = 0; set < 64; ++set) {
|
||||
|
||||
if (ctrlc())
|
||||
return 1;
|
||||
|
||||
/* retrieve a cache tag */
|
||||
bfin_write_DTEST_COMMAND(
|
||||
way << 26 |
|
||||
bank << 23 |
|
||||
subbank << 16 |
|
||||
set << 5
|
||||
);
|
||||
CSYNC();
|
||||
status = bfin_read_DTEST_DATA0();
|
||||
|
||||
/* construct the address using the tag */
|
||||
addr = (status & 0xFFFFC800) | (subbank << 12) | (set << 5);
|
||||
|
||||
/* show it */
|
||||
if (set && !(set % 4))
|
||||
puts("\n\t");
|
||||
printf("%c%08x%c%08x%c ", (status & 0x1 ? '[' : '{'), status, (status & 0x2 ? 'd' : ' '), addr, (status & 0x1 ? ']' : '}'));
|
||||
}
|
||||
puts("\n");
|
||||
}
|
||||
}
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
U_BOOT_CMD(dcache_dump, 4, 0, do_dcache_dump,
|
||||
"dcache_dump - dump current data cache\n",
|
||||
"[bank] [way] [subbank] [set]");
|
Loading…
Reference in a new issue