Mirrors/u-boot
2
0
Fork 0
mirror of https://github.com/AsahiLinux/u-boot synced 2024-11-10 23:24:38 +00:00
Code Issues Projects Releases Packages Wiki Activity

4xx: Remove binary cpld bitstream from PMC405 board

Browse source 
This patch removes the cpld binary bitstream that is
used by esd's cpld command on PMC405 boards.

Signed-off-by: Matthias Fuchs <matthias.fuchs@esd.eu>
Signed-off-by: Stefan Roese <sr@denx.de>
This commit is contained in:
Matthias Fuchs 2009-04-29 09:50:58 +02:00 committed by Wolfgang Denk
parent 7cc635fb35
commit 0bb1063036
3 changed files with 0 additions and 2482 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2472
board/esd/pmc405/fpgadata.c
View file

File diff suppressed because it is too large Load diff

7
board/esd/pmc405/pmc405.c
View file

@ -34,13 +34,6 @@ DECLARE_GLOBAL_DATA_PTR;
extern void lxt971_no_sleep(void);
/* fpga configuration data - not compressed, generated by bin2c */
const unsigned char fpgadata[] =
{
#include "fpgadata.c"
};
int filesize = sizeof(fpgadata);
int board_early_init_f (void)
{
/*

3
include/configs/PMC405.h
View file

@ -282,9 +282,6 @@
/*
* FPGA stuff
*/
#define CONFIG_SYS_FPGA_XC95XL 1 /* using Xilinx XC95XL CPLD */
#define CONFIG_SYS_FPGA_MAX_SIZE (32 * 1024) /* 32kByte for CPLD */
/* FPGA program pin configuration */
#define CONFIG_SYS_FPGA_PRG 0x04000000 /* JTAG TMS pin (output) */
#define CONFIG_SYS_FPGA_CLK 0x02000000 /* JTAG TCK pin (output) */